default search action
IEEE Computer Architecture Letters, Volume 23
Volume 23, Number 1, January - June 2024
- João Vieira
, Nuno Roma
gem5-accel: A Pre-RTL Simulation Toolchain for Accelerator Architecture Validation. 1-4 - Atiyeh Gheibi-Fetrat
Tulip: Turn-Free Low-Power Network-on-Chip. 5-8 - Yosuke Ueno
Inter-Temperature Bandwidth Reduction in Cryogenic QAOA Machines. 6-9 - Hyeseong Kim
FPGA-Accelerated Data Preprocessing for Personalized Recommendation Systems. 7-10 - Christodoulos Peltekis
DeMM: A Decoupled Matrix Multiplication Engine Supporting Relaxed Structured Sparsity. 17-20 - Caden Corontzos
Direct-Coding DNA With Multilevel Parallelism. 21-24 - Ramin Ayanzadeh
Enhancing the Reach and Reliability of Quantum Annealers by Pruning Longer Chains. 25-28 - Courtney Golden
Supporting a Virtual Vector Instruction Set on a Commercial Compute-in-SRAM Accelerator. 29-32 - Samuel Thomas
Baobab Merkle Tree for Efficient Secure Memory. 33-36 - Minsik Cho
eDKM: An Efficient and Accurate Train-Time Weight Clustering for Large Language Models. 37-40 - Yanggon Kim
Accelerating Deep Reinforcement Learning via Phase-Level Parallelism for Robotics Applications. 41-44 - Yuxin Yang
JANM-IK: Jacobian Argumented Nelder-Mead Algorithm for Inverse Kinematics and its Hardware Acceleration. 45-48 - Mohammad Hafezan
Improving Energy-Efficiency of Capsule Networks on Modern GPUs. 49-52 - Mahita Nagabhiru
Achieving Forward Progress Guarantee in Small Hardware Transactions. 53-56 - Rui Ma
Primate: A Framework to Automatically Generate Soft Processors for Network Applications. 57-60 - Loïc France
Reducing the Silicon Area Overhead of Counter-Based Rowhammer Mitigations. 61-64 - Leonid Yavits
DRAMA: Commodity DRAM Based Content Addressable Memory. 65-68 - Deepanjali Mishra
Address Scaling: Architectural Support for Fine-Grained Thread-Safe Metadata Management. 69-72 - Changmin Shin
A Case for In-Memory Random Scatter-Gather for Fast Graph Processing. 73-77 - Lieven Eeckhout
R.I.P. Geomean Speedup Use Equal-Work (Or Equal-Time) Harmonic Mean Speedup Instead. 78-82 - Zuher Jahshan, Leonid Yavits
MajorK: Majority Based kmer Matching in Commodity DRAM. 83-86 - Shiyan Yi
GATe: Streamlining Memory Access and Communication to Accelerate Graph Attention Network With Near-Memory Processing. 87-90 - Mrinmay Sasmal
Approximate Multiplier Design With LFSR-Based Stochastic Sequence Generators for Edge AI. 91-94 - Varun Gohil
The Importance of Generalizability in Machine Learning for Systems. 95-98 - Nikhil Agarwal
UDIR: Towards a Unified Compiler Framework for Reconfigurable Dataflow Architectures. 99-103 - Kyriaki Tsantikidou
An Area Efficient Architecture of a Novel Chaotic System for High Randomness Security in e-Health. 104-107 - Yongmo Park
Dramaton: A Near-DRAM Accelerator for Large Number Theoretic Transforms. 108-111 - Haocong Luo
Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator. 112-116 - Hyungyo Kim
Exploiting Intel Advanced Matrix Extensions (AMX) for Large Language Model Inference. 117-120 - Tianzheng Li
TeleVM: A Lightweight Virtual Machine for RISC-V Architecture. 121-124 - Yingjie Qi
Architectural Implications of GNN Aggregation Programming Abstractions. 125-128 - Asif Ali Khan
Efficient Memory Layout for Pre-Alignment Filtering of Long DNA Reads Using Racetrack Memory. 129-132 - Saurav Maji
SparseLeakyNets: Classification Prediction Attack Over Sparsity-Aware Embedded Neural Networks Using Timing Side-Channel Information. 133-136 - Seyyed Hossein Seyyedaghaei Rezaei
Smart Memory: Deep Learning Acceleration in 3D-Stacked Memories. 137-141
Volume 23, Number 2, July - December 2024
- Hossein Katebi
FullPack: Full Vector Utilization for Sub-Byte Quantized Matrix-Vector Multiplication on General Purpose CPUs. 142-145 - Erika S. Alcorta
Characterizing Machine Learning-Based Runtime Prefetcher Selection. 146-149 - Andreas Kosmas Kakolyris
SLO-Aware GPU DVFS for Energy-Efficient LLM Inference Serving. 150-153 - Dongho Yoon
A Quantitative Analysis of State Space Model-Based Large Language Model: Study of Hungry Hungry Hippos. 154-157 - Mohammadamin Ajdari
Empirical Architectural Analysis on Performance Scalability of Petascale All-Flash Storage Systems. 158-161 - Ali Mohammadpur-Fard
Exploiting Direct Memory Operands in GPU Instructions. 162-165 - Md. Tareq Mahmud
A Flexible Hybrid Interconnection Design for High-Performance and Energy-Efficient Chiplet-Based Systems. 215-218 - Hyungkyu Ham
ONNXim: A Fast, Cycle-Level Multi-Core NPU Simulator. 219-222 - Shizhuo Zhu
SPGPU: Spatially Programmed GPU. 223-226 - Eunyeong Cho, Jehyeon Bang, Minsoo Rhu
Characterization and Analysis of Text-to-Image Diffusion Models. 227-230 - Farid Samandi
A Case for Hardware Memoization in Server CPUs. 231-234 - Hanna Cha
GCStack: A GPU Cycle Accounting Mechanism for Providing Accurate Insight Into GPU Performance. 235-238 - Hongtao Wang, Peiquan Jin:
ZoneBuffer: An Efficient Buffer Management Scheme for ZNS SSDs. 239-242 - Samuel Coulon, Tianyou Bao, Jiafeng Xie:
SCALES: SCALable and Area-Efficient Systolic Accelerator for Ternary Polynomial Multiplication. 243-246 - Navnil Choudhury, Chao Lu, Kanad Basu:
Quantum Assertion Scheme for Assuring Qudit Robustness. 247-250
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-09 11:55 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: