default search action
14th ReCoSoC 2019: York, UK
- 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2019, York, United Kingdom, July 1-3, 2019. IEEE 2019, ISBN 978-1-7281-4770-3
- Davide Zoni:
Analysis and countermeasures to side-channel attacks: a hardware design perspective. 1-4 - Marcel Eckert, Dominik Meyer, Bernd Klauer:
Context Save and Restore of Partial Reconfiguration Regions for Xilinx FPGAs. 5-12 - Julien Mazuet, Ill-Ham Atchadam, Dominique Heller, Catherine Dezan, Michel Narozny, Jean-Philippe Diguet:
QoS Driven Dynamic Partial Reconfiguration: Tracking Case Study. 13-19 - Alberto García Ortiz, Alfonso Rodríguez, Andrés Otero, Eduardo de la Torre:
Data Transfer Modeling and Optimization in Reconfigurable Multi-Accelerator Systems. 20-26 - Marcus Botacin, Lucas Galante, Fabricio Ceschin
, Paulo C. Santos, Luigi Carro, Paulo Lício de Geus
The AV says: Your Hardware Definitions Were Updated! 27-34 - Ziwei Wang, Martin A. Trefzer
Approximate Multiply-Accumulate Array for Convolutional Neural Networks on FPGA. 35-42 - Maxime Mirka
Automatic Energy-Efficiency Monitoring of OpenMP Workloads. 43-50 - Pascal Benoit, Loic Dalmasso, Guillaume Patrigeon, Thierry Gil, Florent Bruguier, Lionel Torres:
Edge-Computing Perspectives with Reconfigurable Hardware. 51-58 - Dimitrios Danopoulos
FPGA Acceleration of Approximate KNN Indexing on High- Dimensional Vectors. 59-65 - Alejandro G. Gener, Juan Valverde, J. Andrés Otero, Philip J. Harris:
A Fast Prototyping Workflow for Reconfigurable SDR Applications. 66-73 - Amir Najafi, Lennart Bamberg
A Coding Approach to Improve the Energy Efficiency of Approximate NoCs. 74-81 - Cesar G. Chaves
Detecting and Mitigating Low-and-Slow DoS Attacks in NoC-based MPSoCs. 82-89 - Thomas Romera, Alexandre Brière, Julien Denoulet:
Dynamically Reconfigurable RF-NoC with Distance-Aware Routing Algorithm. 98-104 - Habiba Lahdhiri, Jordane Lorandel, Emmanuelle Bourdel:
Threshold-based routing algorithm for RF-NoC OFDMA architecture. 105-112 - Takuya Kojima
Refinements in Data Manipulation Method for Coarse Grained Reconfigurable Architectures. 113-120 - Wagner Penny
Design Space Exploration of HEVC RCL Mapped onto NoC-Based Embedded Platforms. 1-8
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-02 18:23 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: