default search action
11th LASCAS 2020: San Jose, Costa Rica
- 11th IEEE Latin American Symposium on Circuits & Systems, LASCAS 2020, San Jose, Costa Rica, February 25-28, 2020. IEEE 2020, ISBN 978-1-7281-3427-7
- David Rivadeneira, Marco Villegas, Luis-Miguel Procel
, Lionel Trojman:
Optimization of Active Voltage Rectifier / Doubler Designed in 90 nm Technology. 1-4 - Andrés Quesada-Martínez, Javier Aparicio-Morales, José Campos-Araya, Alfonso Chacón-Rodríguez, Ronny García-Ramírez, Renato Rimolo-Donadio
Evaluation of 8b/10b FPGA Encoder Implementations for SerDes Links. 1-4 - Jose Somarribas, Esteban Meneses, Kimberly Olivas:
Predictive Power Consumption Model for Compute Intensive Applications in Clustered ARM A53 Embedded Systems. 1-4 - Kota Mizushima, Satomi Ogawa, Takahide Sato:
A High-Accuracy Capacitance-to-Voltage Converter for Capacitive Sensors. 1-4 - Marina Sparvoli
Graphene oxide resistive memories with threshold switching behavior. 1-4 - Ahmed ElGarewi, Iman Moazzen, Panajotis Agathoklis:
Analysis of Optimization Algorithms for Non-Uniform Filter Bank Design. 1-4 - Verónica Valverde-Arredondo, Arys Carrasquilla-Batista:
Haptic system for upper limb rehabilitation with hand grip strength measurements and Internet of Things capabilities. 1-4 - Arnaldo del Risco Sánchez, Robson Luiz Moreno, Luis Henrique de Carvalho Ferreira, Paulo César Crepaldi
A Minimum Supply Voltage Operational Transconductance Amplifier for Wireless Biomedical Acquisition Systems. 1-5 - Majid Ahadi Dolatsara, Madhavan Swaminathan:
Determining worst-case eye height in low BER channels using Bayesian optimization. 1-4 - Alfredo Arnaud
A RISC-V Based Medical Implantable SoC for High Voltage and Current Tissue Stimulus. 1-4 - Duarte Lopes de Oliveira, Gabriel C. Duarte, Gracieth Cavalcanti Batista, Diego A. Silva, Leonardo Romano:
Synthesis of Asynchronous State Machines from Synchronous Specifications. 1-4 - David Pollreisz, Nima Taherinejad:
Reliable Respiratory Rate Extraction using PPG. 1-4 - Juan A. Bozzo, Angel Abusleme
A Blind Calibration Scheme for Switched-Capacitor Pipeline Analog-to-Digital Converters. 1-4 - Ronny García-Ramírez, Alfonso Chacón-Rodríguez, Reinaldo Castro-Gonzalez, Alfredo Arnaud
Siwa: a RISC-V RV32I based Micro-Controller for Implantable Medical Applications. 1-4 - Kaya Demir, Salih Ergün
Analysis of Random Number Generators Based on Chaos-Modulated Dual Oscillator Architecture. 1-4 - Diego Deotti, Jose L. Ramirez, Fabiano Fruett:
Design and Characterization of a Smart Temperature Sensor. 1-4 - Rui Guan, Pedro G. Zufiria, Vasiliki Giagka
Circuit Design Considerations for Power-Efficient and Safe Implantable Electrical Neurostimulators. 1-4 - Juliano C. Zanelli, Carolina Metzler, Ricardo Augusto da Luz Reis:
Gate Sizing for Power-Delay Optimization at Transistor-level Monolithic 3D-Integrated Circuits. 1-4 - Maximilian Reuter
Towards Ambipolar Planar Devices: The DeFET Device in Area Constrained XOR Applications. 1-4 - Oleg V. Dvornikov, Vladimir A. Tchekhovski, Yaroslav D. Galkin
The Research Methodology of Dependence Mode at Parameters Dispersion of a Differential Pair on Integral JFETs in a Radiation-Hardened Structured Array MH2XA010. 1-4 - José Ernesto Rayas-Sánchez, Francisco E. Rangel-Patino, Benjamin Mercado-Casillas, Felipe de Jesus Leal-Romo
Machine Learning Techniques and Space Mapping Approaches to Enhance Signal and Power Integrity in High-Speed Links and Power Delivery Networks. 1-4 - Jan-Harm L. F. Betting, Vincenzo Romano, Laurens W. J. Bosman
Stairway to Abstraction: an Iterative Algorithm for Whisker Detection in Video Frames. 1-4 - Esteban Garzón
Reconfigurable CMOS/STT-MTJ Non-Volatile Circuit for Logic-in-Memory Applications. 1-4 - Jakub Podivinsky, Jakub Lojda, Richard Panek
Evaluation Platform For Testing Fault Tolerance: Testing Reliability of Smart Electronic Locks. 1-4 - Mingxin Zhao, Xuemin Zheng, Ke Ning, Chunhe Yao, Qian Luo, Shuangming Yu, Liyuan Liu, Nanjian Wu:
A verification method for array-based vision chip using a fixed-point neural network simulation tool. 1-4 - Pablo Mendoza Ponce
A 1.9 nW Timer and Clock Generation Unit for Low Data-Rate Implantable Medical Devices. 1-4 - Ryota Ishikawa, Masashi Tawada, Masao Yanagisawa, Nozomu Togawa
Multi-Resolutional Image Format Using Stochastic Numbers and Its Hardware Implementation. 1-4 - Arturo Sarmiento-Reyes, Marco A. Zamudio Hernández:
Image Edge Detection with a Memristive Grid: a Massive Parallel Approach. 1-4 - Brunno F. Goldstein
Reliability Evaluation of Compressed Deep Learning Models. 1-5 - Siamak Delshadpour, Gijs De Raad, Leo Liu:
A Type-C USB Power Delivery Chip Faced Catastrophic Failure. 1-4 - Wilmer Ramirez, Marco Sarmiento, Elkim Roa
A Flexible Debugger for a RISC-V Based 32-bit System-on-Chip. 1-4 - Leonardo Agis, Denisse Hardy, K. Nakasone, Alfredo Arnaud
Integrated Programmable Current Source for Implantable Medical Devices. 1-4 - Nader El-Zarif
A High Efficiency and Fast Response PLL Based Buck Converter: Implementation and Simulation. 1-4 - Daniel Schrögendorfer, Thomas Leitner, Harald Pretl
A 1.2V, 1.1-dB NF, CMOS Low-Noise Amplifier using an Active-Tank Broadband Output Stage. 1-4 - Rodrigo N. Wuerdig, Vitor G. Lima, Filipe D. Baumgratz, Rafael Soares, Sergio Bampi
Evaluating Cell Library Sizing Methodologies for Ultra-Low Power Near-Threshold Operation in Bulk CMOS. 1-4 - Siamak Delshadpour, Michael Geng:
A PLL Based FSK Demodulator With Auxiliary Path. 1-4 - Jorge Castro-Godínez
Approximate Acceleration for CNN-based Applications on IoT Edge Devices. 1-4 - Md. Adnan Zaman, Rajeev Joshi, Srinivas Katkoori
Analysis of Radiation Impact on Memristive Crossbar Arrays. 1-4 - Karla D. Bustamante Valles, Daniel Comaduran Marquez, Michelle J. Johnson:
Robotic Rehabilitation Therapy in Chihuahua Mexico, Challenges from Translating a Clinical Research Protocol to Clinical Practice. 1-4 - Dorian Haci
Key Considerations for Power Management in Active Implantable Medical Devices. 1-4 - Victor Grimblatt:
IoT for Agribusiness: An overview. 1-4 - Deykel Hernández-Araya, Jorge Castro-Godínez
AUGER: A Tool for Generating Approximate Arithmetic Circuits. 1-4 - Andres Cornejo
Applying Learning Methods to Optimize the Ground Segment for HTS Systems. 1-4 - Eduardo Zummach, Roberta Palau, Jones Goebel, Luciano Agostini, Marcelo Schiavon Porto:
High-Throughput CDEF Architecture for the AV1 Decoder Targeting 4K@60fps Videos. 1-4 - Henrique Seidel, Morgana Macedo Azevedo da Rosa, Guilherme Paim
Energy-Efficient Haar Transform Architectures Using Efficient Addition Schemes. 1-4 - Johan Solis-Arbustini, Pablo Mendoza Ponce
A 16-bit Pressure Sensing Interface Integrating a 460 fJ/conv Incremental Sigma Delta ADC for Medical Devices. 1-4 - Siamak Delshadpour, Marc Steger, Shrikant Singh:
A 0.7 μw Explicit Bandgap Less POR Circuit With Brownout Detection. 1-4 - Zarin Tasnim Sandhie
GNRFET based Ternary Logic - Prospects and Potential Implementation. 1-4 - Alexandre de Jesus Aragão
An improved confocal algorithm for breast cancer detection using UWB signals. 1-4 - Richard Calusdian, Aaron Stillmaker:
Hardware Implementation of HEVC Inverse Transform in 45nm CMOS. 1-4 - Alfredo Arnaud
Ultra low-cost sensors using RFID standards for data collection, for IoT systems in food production and logistics. 1-4 - Yulang Feng
An Automatic Comparator Offset Calibration for High-Speed Flash ADCs in FDSOI CMOS Technology. 1-4 - Eduardo Garcia-Espinosa
Thermal Debugging Tool for Servers. 1-4 - Carlos Alberto Sanabria Diaz, Mónico Linares Aranda, Rogelio Manuel Higuera Gonzalez
Impact and Modeling of Möbius Connection in the Rotary Traveling Wave Oscillator Performance. 1-4 - Oscar J. Cinco-Izquierdo, María Teresa Sanz-Pascual
Low Power CMOS Chopper Preamplifier Based on Source-Degeneration Transconductors. 1-4 - Sudipta Saha, Shoba Krishnan, Allen A. Sweet:
A triple mode wide locking range, low phase noise injection locked oscillator based phase shifter covering the Sub-6 GHz 5G bands. 1-4 - Lenin Torres-Valverde, Nevrez Imamoglu
Evaluation of neural networks with data quantization in low power consumption devices. 1-4 - Jose Somarribas, Adrian Loteanu:
Using Micro-Processor Vector Instructions to Optimize Unsupervised Machine Learning K-Means Algorithm. 1-4 - Lesley Ferreira, Mateus Moreira, Barbara Souza, Sandro B. Ferreira
Review on the Evolution of Low-power and Highly-linear Time-to-Digital Converters - TDC. 1-4 - Eduardo V. P. Anjos, Dominique M. M.-P. Schreurs
Phase-Control Techniques for Sub-Sampling Phase-Locked Loops. 1-4 - Matheus F. Stigger, Victor H. S. Lima, Leonardo Bandeira Soares, Cláudio Machado Diniz, Sergio Bampi
Approximate SATD Hardware Accelerator Using the 8 × 8 Hadamard Transform. 1-4 - Burak Acar, Salih Ergün
A Robust Digital Random Number Generator Based on Transient Effect of Ring Oscillator. 1-4 - Ruiqi Luo, Xiaolei Chen, Yajun Ha:
Optimization of FPGA Routing Networks with Time-Multiplexed Interconnects. 1-4 - Arghavan Asad, Furat Al-Obaidy, Farah Mohammadi:
Efficient Power Consumption using Hybrid Emerging Memory Technology for 3D CMPs. 1-4 - Samuel Gaardsmoe, Maria Ovando, Kevin D. Bui, Michelle J. Johnson:
Development of a low-cost balance assessment system for use in an affordable robot gym in low and middle income countries. 1-6 - Matheus M. de A. Kotaki, Maximiliam Luppe
FPGA Implementation of a Pseudorandom Number Generator Based on k - Logistic Map. 1-4 - Bruno Sanches
A Radiation Tolerant Baseline Correction Filter for Front-ends in High Energy Physics Experiments. 1-4 - Andry Contreras, Leonardo Steinfeld, Mariana Siniscalchi, Javier Schandy, Benigno Rodríguez:
A Rectenna as Energy Source for Wireless Sensor Nodes. 1-4 - Ícaro Siqueira, Guilherme Corrêa, Mateus Grellert
Rate-Distortion and Complexity Comparison of HEVC and VVC Video Encoders. 1-4 - Luis D. Murillo-Soto
Fault detection in solar arrays based on an efficiency threshold. 1-4 - Akhilesh G. Naik, Debarshi Deka, Dipankar Pal:
ASIC Implementation of High-Speed Adaptive Recursive Karatsuba Multiplier with Square-Root-Carry-Select-Adder. 1-4 - Daniel Massicotte, Marwan A. Jaber, Chokri Neili, Messaoud Ahmed Ouameur:
FPGA Implementation for the Multiplexed and Pipelined Building Blocks of Higher Radix-2k FFT. 1-4 - Renzo Caballero, Gonzalo Carozo, María Cecilia Costa-Rauschert, Pablo Aguirre, Conrado Rossi-Aicardi, Julian Oreggioni:
Biopotential Integrated Preamplifier. 1-4 - Rolando Torres, Luis E. Rueda G., Nestor Cuevas
On the Design of Reliable and Accurate Current References. 1-4 - Mahmood A. Mohammed, Gordon W. Roberts:
The Impact of the Scaled-Down CMOS Technologies on the Step Response Degradation Caused by the Pole-Zero Doublets in the OTAs. 1-4 - William de C. Rodrigues, José Antonio Apolinário
An on-the-Fly FDOA-based Target Localization System. 1-4 - George E. Antoniou, Constantine A. Coutras:
A new 4D lattice FIR digital filter. 1-4 - Carla Gómez-Carrasquilla, Karol Quirós-Espinoza, Arys Carrasquilla-Batista:
Wheelchair control through eye blinking and IoT platform. 1-4 - Xinying Wang, Thong Nguyen, José E. Schutt-Ainé:
PAM-4 Behavioral Modeling using Machine Learning via Laguerre-Volterra Expansion. 1-4 - Srinidhi Ganeshan, Naveen Kumar Elumalai, Ramachandra Achar:
A Comparative Study of MAGMA and cuBLAS Libraries for GPU based Vector Fitting. 1-4 - Ronny Zárate-Ferreto, Kaleb Alfaro-Badilla, Carlos Meza-Benavides
SoC-FPGA Implementation of a Temperature-Dependent Parameters Estimator for Photovoltaic Generators. 1-4 - Roman Fragasse, Ramy Tantawy, Dale Shane Smith, Teressa Specht, Zahra Taghipour, Phillip Van Hooser, Christopher Taylor, Theodore J. Ronningen
Advancing Uncooled Infrared Imagers Using An Open-Circuit Voltage Pixel. 1-4 - Thomas V. Fontanari, Guilherme Paim
An Efficient N-bit 8-2 Adder Compressor with a Constant Internal Carry Propagation Delay. 1-4 - Alfredo Arnaud
Stacking Multiple Differential Pairs for a NEF<1 Amplifier aimed at Electroneurographic Signal Recording. 1-4 - Jakub Podivinsky, Ondrej Cekan
Iterative Algorithm for Multidimensional Pareto Frontiers Intersection Determination. 1-4 - Carlos Muñoz
PTZ camera tuning for real time monitoring of cows in grazing fields. 1-4 - Vinicius Ruela Pereira Borges, Murilo R. Perleberg
A Low-Complexity Algorithm and Its Low-Power and High-Throughput Architecture for 3D-HEVC DMM-1 Encoding Tool. 1-4 - Sree Bala Shruthi Bhamidi, Mohamed El-Sharkawy:
3-Level Residual Capsule Network for Complex Datasets. 1-4 - Gabriel Madrigal-Boza, Marco Oviedo-Hernández, Allan Carmona-Cruz, Luis A. Chavarría-Zamora, Daniel León-Gamboa, Daniel Kohkemper, Ronny García-Ramírez, Alfonso Chacón-Rodríguez, Renato Rimolo-Donadio
An IC Mixed-Signal Framework for Design, Optimization, and Verification of High-Speed Links. 1-4 - Tiago Mallmann Rohde, João Baptista dos Santos Martins:
Multi-Bit-Upset Memory Using New Error Correction Code Methodology. 1-4 - William Teles Medeiros, Hamilton Klimach, Sergio Bampi
A 40 nW 32.7 kHz CMOS Relaxation Oscillator with Comparator Offset Cancellation for Ultra-Low Power applications. 1-4 - Samuel S. L. Moreira, Tales C. Pimenta, Francisco M. Portelinha, Romulo M. Volpato:
Coexisting Analysis of 5G Networks with ISDB-T System in TV White Spaces. 1-4 - Laura Hernández-Alpizar
IoT Application for Water Quality Monitoring: Nitrates. 1-4 - Venkata Suresh Rayudu, Heechai Kang, Ranjit Gharpurey:
An N-Path Filter with Multiphase PWM Clocks for Harmonic Response Suppression. 1-4 - Patrícia Ücker
Optimizing Iterative-based Dividers for an Efficient Natural Logarithm Operator Design. 1-4 - Beatriz Coto-Solano:
Challenges in the incorporation of rehabilitation technology to public health in Costa Rica. 1-4 - Andrés Malavasi-Mora, Renato Rimolo-Donadio
Voltage Drop Mitigation by Adaptive Voltage Scaling using Clock-Data Compensation. 1-4 - Jai Gopal Pandey, Sanskriti Gupta, Abhijit Karmakar
A Unified Architecture for AES/PRESENT Ciphers and its Usage in an SoC Environment. 1-4 - Luiz C. S. Ramos, Felipe G. Serrenho, José Antonio Apolinário
Least squares optimized Doppler effect-based DoA estimation. 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-23 19:40 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: