default search action
26th DSD 2023: Golem, Albania
- 26th Euromicro Conference on Digital System Design, DSD 2023, Golem, Albania, September 6-8, 2023. IEEE 2023, ISBN 979-8-3503-4419-6
- Radovan Stojanovic:
Message from the General Chair DSD 2023. xxii - Maciej J. Ciesielski:
Formal Methods in Arithmetic Circuit Verification: A Brief History and Look into the Future. xxxiv - Hans Jakob Damsgaard
, Aleksandr Ometov
Generating CGRA Processing Element Hardware with CGRAgen. 1-7 - Stefano Marti, Enis Mustafa, Giacomo Bisson, Pratyush Anand, Philipp Fabritius, Tilman Esslinger, Abdulkadir Akin:
FPGA-Based Real-Time Laser Beam Profiling and Stabilization System for Quantum Simulation Applications. 8-15 - Pudi Dhilleswararao, Rajeev Ryansh, Vamsi Goudu, Srinivas Boppu, Ahmed Hemani:
Implementation of Sobel Edge Detection on DRRA and DiMArch Architectures. 16-23 - Hugues Almorin, Bertrand Le Gal, Christophe Jégo, Vincent Kissel:
Model Based Design of FMCW Radar Processing Systems on FPGA Platforms. 24-29 - Agathe Archet, Nicolas Ventroux, Nicolas Gac, François Orieux:
Energy-Efficient Use of an Embedded Heterogeneous SoC for the Inference of CNNs. 30-38 - Dominika Przewlocka-Rus
Power-of- Two Quantized YOLO Network for Pedestrian Detection with Dynamic Vision Sensor. 39-45 - Owen Le Gonidec, Miguel Chavarrías, Anup Saha
Energy Efficient Versatile Video Coding Decoder Using Lightweight Regression Models. 46-52 - Matthias Wess, Dominik Dallinger, Daniel Schnöll, Matthias Bittner, Maximilian Götzinger, Axel Jantsch:
Energy Profiling of DNN Accelerators. 53-60 - Nikolaos Athanasios Anagnostopoulos, Nico Mexis, Simon Böttger, Martin Hartmann, Ali Mohamed, Sascha Hermann, Stefan Katzenbeisser, Stavros G. Stavrinides, Tolga Arul:
A Method to Construct Efficient Carbon-Nanotube-Based Physical Unclonable Functions and True Random Number Generators. 61-69 - Nico Mexis, Tolga Arul, Nikolaos Athanasios Anagnostopoulos, Florian Frank, Simon Böttger, Martin Hartmann, Sascha Hermann, Elif Bilge Kavun, Stefan Katzenbeisser:
Spatial Correlation in Weak Physical Unclonable Functions: A Comprehensive Overview. 70-78 - Javier E. Soto, Sofía Vera, Yaime Fernández, Daniel Yunge, Cecilia Hernández, Miguel E. Figueroa:
A Sketch-Based Algorithm for Network-Flow Entropy Estimation on Programmable Switches Using P4. 79-86 - Abdullah Aljuffri, Mudit Saxena, Cezar Reinbrecht
A Pre-Silicon Power Leakage Assessment Based on Generative Adversarial Networks. 87-94 - Claire Fenouillet-Béranger, Alexandre Bordat, Mohamed Amine Khelif, Petr Dobiás, Ngoc-Son Vu, Julien Le Kernec, David Guyard, Olivier Romain:
Radar-Based Human Activity Acquisition, Classification and Recognition Towards Elderly Fall Prediction. 95-102 - Antonio J. Rodríguez-Almeida, Himar Fabelo
Novel Approach for AI-Based Risk Calculator Development Using Transfer Learning Suitable for Embedded Systems. 103-110 - Emanuele Torti, Marco Gazzoni, Elisa Marenzi
An Attention-Based Parallel Algorithm for Hyperspectral Skin Cancer Classification on Low-Power GPUs. 111-116 - Mayank Kabra, Shreyas V. S, Prashanth H. C., Kedar Deshpande, Madhav Rao:
GCells: A Graph-Search Approach to Design Custom Cells for Computational Subsystems. 117-123 - Tomás Rabas, Jirí Bucek, Róbert Lórencz:
Single-Trace Attack on NTRU Decryption with Machine Learning and Template Profiling. 124-129 - David Breuss, Maximilian Götzinger, Jenny Vuong, Clemens Reisner, Axel Jantsch:
VADAR: A Vision-based Anomaly Detection Algorithm for Railroads. 130-137 - Yamilka Toca-Díaz, Nicolás Landeros Muñoz, Ruben Gran Tejero, Alejandro Valero:
On Fault-Tolerant Microarchitectural Techniques for Voltage Underscaling in On-Chip Memories of CNN Accelerators. 138-145 - Aniebiet Micheal Ezekiel
Optimization of the Versatile Tensor Accelerator (VTA) Load Module in a Time-Triggered Memory Access. 146-152 - Erling Rennemo Jellum, Yaman Umuruglu, Milica Orlandic, Martin Schoeberl
FPGA-tidbits: Rapid Prototyping of FPGA Accelerators in Chisel. 153-160 - Jure Vreca, Anton Biasizzo:
Towards Deploying Highly Quantized Neural Networks on FPGA Using Chisel. 161-167 - Kasper Hesse
Asynchronous Circuit Design in Chisel Using Phase-Decoupled Click Elements. 168-175 - Paolo Bellavista, Giuseppe Di Modica:
The IoTwins Methodology and Platform to Implement and Operate Digital Twins-based I4.0 Applications in the Cloud Continuum. 176-183 - Aitor Arrieta, Goiuria Sagardui, Aitor Agirre, Wasif Afzal, Shaukat Ali:
DevOps for Cyber-Physical Systems: Objectives, Results and Lessons Learned from the Adeptness H2020 Project. 184-189 - Réda Nouacer, Guillaume Ollier, Mahmoud Hussein:
COMP4DRONES Contributions for Enabling Safe and Autonomous Drones. 190-197 - Ondrej Novák:
Deterministic Search Strategy of Compression Codes. 198-205 - Zaheer Tabassam, Andreas Steininger:
Towards Resilient Quasi Delay Insensitive Conditional Control Elements. 206-213 - Nunzio Mirabella, Andrea Floridia, Riccardo Cantoro, Michelangelo Grosso, Matteo Sonza Reorda:
Targeting different defect-oriented fault models in IC testing: an experimental approach. 214-219 - Cheol-Ho Choi
Disparity Refinement Processor Architecture Utilizing Horizontal and Vertical Characteristics for Stereo Vision Systems. 220-226 - Mounika Vaddeboina, Endri Kaja, Alper Yilmayer, Sebastian Prebeck, Wolfgang Ecker:
Parallel Golomb-Rice Decoder with 8-bit Unary Decoding for Weight Compression in TinyML Applications. 227-234 - Ahmad Al-Zoubi, Benedikt Schaible
Latency-Optimized Hardware Acceleration of Multilayer Perceptron Inference. 235-241 - Kasper Hesse
On the Feasibility of using FPGA's for Efficient Topology Optimization. 242-250 - Dina Hesse, Maël Gay, Ilia Polian, Elif Bilge Kavun, Owen Millwood, Witali Bartsch:
A Modular Open-Source Cryptographic Co-Processor for Internet of Things. 251-259 - Vincent Dumoulin, Wenjing Rao, Natasha Devroye:
Active learning for fast and slow modeling attacks on Arbiter PUFs. 260-268 - François Bonnal, Vincent Dupaquis, Olivier Potin, Jean-Max Dutertre:
Software-Only Control-Flow Integrity Against Fault Injection Attacks. 269-277 - Camélia Slimani, Louis Morge-Rollet, Laurent Lemarchand, Frédéric Le Roy, David Espes, Jalil Boukhobza:
Characterizing Intrusion Detection Systems On Heterogeneous Embedded Platforms. 278-285 - Marko S. Andjelkovic, Junchao Chen, Rizwan Tariq Syed, Fabian Vargas, Markus Ulbricht, Milos Krstic, Stefan D. Ilic, Milos Marjanovic, Sandra Veljkovic
Towards a Smart Multi-Sensor Ionizing Radiation Monitoring System. 286-293 - Domenico Ragusa
Acceleration of a CNN-based Heart Sound Segmenter: Implementation on Different Platforms Targeting a Wearable Device. 294-301 - Ramon Canal, Cristiano Pegoraro Chenet, Aggelos Arelakis, José-María Arnau, Josep Lluís Berral
VITAMIN-V: Virtual Environment and Tool-Boxing for Trustworthy Development of RISC-V Based Cloud Services. 302-308 - Juliano Pimentel, Alistair A. McEwan, Hong Qing Yu:
A Novel Real-Time Framework for Embedded Systems Health Monitoring. 309-316 - Clément Gaine, Pierre-Alain Moëllic, Olivier Potin, Jean-Max Dutertre:
Fault Injection on Embedded Neural Networks: Impact of a Single Instruction Skip. 317-324 - Daniel Onwuchekwa, Krishi Savla, Devika Joshi, Roman Obermaisser, Tobias Pieper:
Fault-Tolerant Lightweight High Level Architecture. 325-334 - Leandro Lanzieri
Ageing Analysis of Embedded SRAM on a Large-Scale Testbed Using Machine Learning. 335-342 - Yakup Hüner, Ramazan Yeniçeri:
ComCoS: Enhanced Cache Partitioning Technique for Integrated Modular Avionics. 343-350 - Marcelo Ruaro, Hadrien Barral, Matteo Bertolino, Rodrigo Cataldo, Roberto Medina, Mohamed Karaoui, Etienne Borde:
The Last-Level-Cache Interference in Guest Performance: a Case-Study with Zephyr OS. 351-358 - Burak Ocalan, Ozcan Ozturk:
Utilizing Prefetch Buffers for Iterative Graph Applications. 359-365 - Xabier Arauzo
Unraveling the Mystery of NVIDIA's Unified Memory for Safety-Critical GPU Systems. 366-372 - Denis Shemonaev, Bertrand Le Gal, Christophe Jégo, Anthony Besseau:
Implementation of an Assignment Algorithm for Object Tracking on a FPGA MPSoC. 373-380 - Arman Ferdowsi
A Hybrid Delay Model for Interconnected Multi-Input Gates. 381-390 - Simon Friedrich, Chia-Ying Lin, Viktor Razilov, Robert Wittig, Emil Matús, Gerhard P. Fettweis:
Access Interval Prediction with Neural Networks for Tightly Coupled Memory Systems. 391-398 - Irune Agirre, Alejandro J. Calderón, Irune Yarza, Imanol Mugarza, David García Villaescusa, Lucas Borracci, Patrick Uven
UP2DATE software updating framework compliance with safety and security regulations and standards. 399-406 - Yubal Barrios, Francisco Sanjuan, Geoffroy Bordot, Helia Sharif, Jerome Bernier, Sebastián López:
Demonstrator Development of a Next-Generation Video Instrument for Earth Observation. 407-414 - Dionysis Xenakis, Carlo Centofanti, Claudia Rinaldi, Andrea Marotta, Christos V. Verikoukis, Nikos I. Passas, Stefano Tennina, Dajana Cassioli:
OPTIMIST: Optimised Video Content Delivery Chains over Joint Multi-Access Edge Computing and 5G Radio Network Infrastructures. 415-421 - Angelo Corsaro, Luca Cominardi, Olivier Hecart, Gabriele Baldoni, Julien Enoch Pierre Avital, Julien Loudet, Carlos Guimares, Michael Ilyin, Dmitrii Bannov:
Zenoh: Unifying Communication, Storage and Computation from the Cloud to the Microcontroller. 422-428 - Gianmarco Ottavi, Florian Zaruba, Luca Benini, Davide Rossi:
Reducing Load-Use Dependency-Induced Performance Penalty in the Open-Source RISC-V CVA6 CPU. 429-435 - Florian Schade, Tobias Dörr
Automatic Deployment of Embedded Real-Time Software Systems to Hypervisor-Managed Platforms. 436-443 - Mehmet Sirin Onen, Arda Yurdakul:
Container Scheduling Under ARINC 653 Scheduler Constraints. 444-451 - Lukas Miedema
Change of Plans: Optimizing for Power, Reliability and Timeliness for Cost-Conscious Real-Time Systems. 452-461 - Antti Nurmi
AnTiQ: A Hardware-Accelerated Priority Queue Design with Constant Time Arbitrary Element Removal. 462-469 - Vinay Rayapati, Mahati Basavaraju, Madhav Rao:
High Performance and Energy Efficient AMD and BWAD Pooling Schemes Characterised for CNN Accelerators. 470-477 - Peter Hobden, Saket Srivastava, Edmond Nurellari:
FPGA based 77GHz RADAR processing with novel linearisation. 478-484 - Gonzalo Rosa, Cristina Sánchez Carabias, Victoria Cunha Alves
Transmittance Hyperspectral Capture System and Methodology Assessment for Blood-Liquid Serum Samples Analysis. 485-492 - Raquel León, Himar Fabelo
Evaluation of Hyperspectral Imaging Fusion for in-vivo Brain Tumor Identification and Delineation. 493-499 - Beatriz Martínez-Vega, Raquel León, Himar Fabelo
Analysis of the Behavior of Ozone Therapy in Chemotherapy-Induced Neuropathy Using Hyperspectral Imaging Technology. 500-506 - Alejandro Martinez de Ternero
Real-Time Hyperspectral and Depth Fusion Calibration Method for Improved Reflectance Measures on Arbitrary Complex Surfaces. 507-514 - Daniel Fernandez, Carlos González, Daniel Mozos:
Real-Time Independent Components Analysis for Dimensional Reduction of Hyperspectral Images Using Reconfigurable Hardware. 515-522 - Richard Ruzicka, Václav Simek, Jan Nevoral:
Polymorphic RTL Computational Elements. 523-530 - Yuji Wada, Shigeru Yamashita:
Minimizing the Impact of Unbalanced Splitting Errors on DMFBs Without Any Overhead. 531-538 - Gerold Fink, Florina Costamoling, Philipp Ebner, Robert Wille:
Efficient Simulation of Droplet Merging in Channel-Based Microfluidic Devices. 539-544 - Dominik Marchsreiter, Johanna Sepúlveda:
A PQC and QKD Hybridization for Quantum-Secure Communications. 545-552 - Fikret Basic, Christian Seifert, Christian Steger, Robert Kofler:
Secure Data Acquisition for Battery Management Systems. 553-560 - Matthias Stammler, Matthias Hamann, Tanja Harbaum, Jürgen Becker:
Mitigating Masking in Automotive Communication Systems: Modeling and Hardware Generation. 561-568 - Fabian Kreß, Alexey Serdyuk, Micha Hiegle, Disnebio Waldmann, Tim Hotfilter
ATLAS: An Approximate Time-Series LSTM Accelerator for Low-Power IoT Applications. 569-576 - Veronia Iskandar, Mohamed A. Abd El Ghany
Auto-DOK: Compiler-Assisted Automatic Detection of Offload Kernels for FPGA-HBM Architectures. 577-584 - Najdet Charaf
RTASS: a RunTime Adaptable and Scalable System for Network-on-Chip-Based Architectures. 585-592 - Guillaume Ollier, Morayo Adedjouma, Simos Gerasimou, Chokri Mraidha:
An Ontological Approach for the Dependability Analysis of Automated Systems. 593-601 - Gabriele Serra, Pietro Fara, Daniel Casini:
Enhancing the Availability of Web Services in the IoT-to-Edge-to-Cloud Compute Continuum: A WordPress Case Study. 602-609 - José Antonio de la Torre, Fernando Rincón, Marco Zennaro, Julián Caba, Jesús Barba, Juan Carlos López:
SimIoT: A Simulator for Verification and Profiling of Complex IoT Deployments. 610-617 - Pietro Fara, Gabriele Serra, Federico Aromolo:
Bounded transmission latency in real-time edge computing: a scheduling analysis. 618-625 - Mojtaba Mahdavi:
A Novel Memristive-Based Data Reordering Scheme. 626-633 - Muhammad Ali Siddiqi, Jan Andrés Galvan Hernández, Anteneh Gebreziorgis, Rajendra Bishnoi, Christos Strydis, Said Hamdioui, Mottaqiallah Taouil:
Memristor-Based Lightweight Encryption. 634-641 - Orégane Desrentes, Benoît Dupont de Dinechin, Julien Le Maire:
Exact Dot Product Accumulate Operators for 8-bit Floating-Point Deep Learning. 642-649 - Mehrdad Poorhosseini, Kim Grüttner:
A RISC-V based platform supporting mixed timing-critical and high performance workloads. 650-659 - Hyun Woo Oh, Cheol-Ho Choi
An SoC FPGA-based Integrated Real-time Image Processor for Uncooled Infrared Focal Plane Array. 660-668 - Viktor Teren, Jordi Cortadella, Tiziano Villa:
Seto: A Framework for the Decomposition of Petri Nets and Transition Systems. 669-677 - Raphael Schermann, Rainer Urian, Christian Steger:
Integration of the TPM in the AACKA Protocol. 678-685 - Muhammad Sohail Ibrahim
DSLOT-NN: Digit-Serial Left-to-Right Neural Network Accelerator. 686-692 - Weiyan Zhang, Mehran Goli, Muhammad Hassan, Rolf Drechsler:
Efficient ML-Based Performance Estimation Approach Across Different Microarchitectures for RISC-V Processors. 693-699 - Daniel Schnöll, Matthias Wess, Matthias Bittner, Maximilian Götzinger, Axel Jantsch:
Fast, Quantization Aware DNN Training for Efficient HW Implementation. 700-707 - Marcin Aftowicz, Ievgen Kabin, Zoya Dyka, Peter Langendörfer:
Non-Profiled Semi-Supervised Horizontal Attack Against Elliptic Curve Scalar Multiplication Using Support Vector Machines. 708-713 - Marios Papadopoulos, Paris Kitsos:
FPGA-Based Encryption System for Cloud Security. 714-717 - Isabella Piacentini, Alessandro Barenghi
A Non Profiled and Profiled Side Channel Attack Countermeasure through Computation Interleaving. 718-725 - Cornelia Wulf, Julian Haase, Matthias Nickel, Diana Göhringer
Virtualization of Hardware Accelerators in a Network-on-Chip. 726-733 - Meinhard Kissich
Formal Property Verification for Early Discovery of Functional Flaws in Digital Designs: A Designer's Guide. 734-741 - Vibhor Jain, Sajid Mohamed, Dip Goswami, Sander Stuijk:
Vision-Based Multi-Size Object Positioning. 742-747 - Ensieh Aliagha
Investigating the Impact of Non-Volatile Memories on Energy-Efficiency of Coarse-Grained Reconfigurable Architectures. 748-755 - Lilia Zaourar, Alice Chillet, Jean-Marc Philippe:
A-DECA: An Automated Design Space Exploration Approach for Computing Architectures to Develop Efficient High-Performance Many-Core Processors. 756-763 - Mario Guanche-Hernández, Raquel León, Pedro P. Carballo:
MPSoC FPGA Implementation of Algorithms of Machine Learning for Clinical Applications Using High-Level Design Methodology. 764-769 - Philipp Ebner, Robert Wille:
CFD for Microfluidics: A Workflow for Setting Up the Simulation of Microfluidic Devices. 770-775 - Anna Bernasconi, Valentina Ciriani, Asma Taheri Monfared, Stefano Zanoni:
Compact Quantum Circuits for Dimension Reducible Functions. 776-781 - Kasper Hesse
Implementation and Verification of the Argo Network-on-Chip in Chisel. 782-787
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-30 20:39 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: