default search action
13. CHES 2011: Nara, Japan
- Bart Preneel
, Tsuyoshi Takagi:
Cryptographic Hardware and Embedded Systems - CHES 2011 - 13th International Workshop, Nara, Japan, September 28 - October 1, 2011. Proceedings. Lecture Notes in Computer Science 6917, Springer 2011, ISBN 978-3-642-23950-2
FPGA Implementation
- Philipp Grabher, Johann Großschädl, Simon Hoerder
An Exploration of Mechanisms for Dynamic Cryptographic Instruction Set Extension. 1-16 - Mehrdad Majzoobi, Farinaz Koushanfar, Srinivas Devadas:
FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control. 17-32 - Tim Güneysu
Generic Side-Channel Countermeasures for Reconfigurable Devices. 33-48
AES
- Christophe Clavier, Benoit Feix, Georges Gagnerot, Mylène Roussellet, Vincent Verneuil:
Improved Collision-Correlation Power Analysis on First Order Protected AES. 49-62 - Emmanuel Prouff, Thomas Roche:
Higher-Order Glitches Free Implementation of the AES Using Secure Multi-party Computation Protocols. 63-78 - Louis Goubin, Ange Martinelli:
Protecting AES with Shamir's Secret Sharing Scheme. 79-94 - HeeSeok Kim
A Fast and Provably Secure Higher-Order Masking of AES S-Box. 95-107
Elliptic Curve Cryptosystems
- Jonathan Taverne, Armando Faz-Hernández
Software Implementation of Binary Elliptic Curves: Impact of the Carry-Less Multiplier on Scalar Multiplication. 108-123 - Daniel J. Bernstein, Niels Duif, Tanja Lange, Peter Schwabe, Bo-Yin Yang:
High-Speed High-Security Signatures. 124-142 - Junfeng Fan, Benedikt Gierlichs, Frederik Vercauteren
To Infinity and Beyond: Combined Attack on ECC Using Points of Low Order. 143-159
Lattices
- Michael Schneider, Norman Göttert
Random Sampling for Short Lattice Vectors on Graphics Cards. 160-175 - Po-Chun Kuo
Extreme Enumeration on GPU and in Clouds - - How Many Dollars You Need to Break SVP Challenges -. 176-191 - Eric Brier, David Naccache, Phong Q. Nguyen, Mehdi Tibouchi
Modulus Fault Attacks against RSA-CRT Signatures. 192-206
Side Channel Attacks
- David F. Oswald
Breaking Mifare DESFire MF3ICD40: Power Analysis and Templates in the Real World. 207-222 - Mathieu Renauld, Dina Kamel, François-Xavier Standaert
Information Theoretic and Security Analysis of a 65-Nanometer DDSLL AES S-Box. 223-239 - Laurie Genelle, Emmanuel Prouff, Michaël Quisquater:
Thwarting Higher-Order Side Channel Analysis with Additive and Multiplicative Maskings. 240-255 - Marcel Medwed, François-Xavier Standaert
Extractors against Side-Channel Attacks: Weak or Strong? 256-272
Invited Talk
- Tetsuya Tominaga:
Standardization Works for Security Regarding the Electromagnetic Environment. 273
Fault Attacks
- Patrick Derbez, Pierre-Alain Fouque
Meet-in-the-Middle and Impossible Differential Fault Analysis on AES. 274-291 - Amir Moradi
On the Power of Fault Sensitivity Analysis and Collision Side-Channel Attacks in a Combined Setting. 292-311
Lightweight Symmetric Algorithms
- Andrey Bogdanov, Miroslav Knezevic, Gregor Leander
spongent: A Lightweight Hash Function. 312-325 - Jian Guo
The LED Block Cipher. 326-341 - Kyoji Shibutani, Takanori Isobe, Harunaga Hiwatari, Atsushi Mitsuda, Toru Akishita, Taizo Shirai:
Piccolo: An Ultra-Lightweight Blockcipher. 342-357
PUFs
- Meng-Day (Mandel) Yu, David M'Raïhi, Richard Sowell, Srinivas Devadas:
Lightweight and Secure PUF Key Storage Using Limits of Machine Learning. 358-373 - Stefan Katzenbeisser, Ünal Koçabas, Vincent van der Leest, Ahmad-Reza Sadeghi, Geert Jan Schrijen
Recyclable PUFs: Logically Reconfigurable PUFs. 374-389 - Dai Yamamoto, Kazuo Sakiyama, Mitsugu Iwamoto, Kazuo Ohta, Takao Ochiai, Masahiko Takenaka, Kouichi Itoh:
Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches. 390-406 - Aswin Raghav Krishna, Seetharam Narasimhan, Xinmu Wang, Swarup Bhunia
MECCA: A Robust Low-Overhead PUF Using Embedded Memory Array. 407-420
Public-Key Cryptosystems
- Ray C. C. Cheung
FPGA Implementation of Pairings Using Residue Number System and Lazy Reduction. 421-441 - Santosh Ghosh, Dipanwita Roy Chowdhury, Abhijit Das:
High Speed Cryptoprocessor for η T Pairing on 128-bit Secure Supersingular Elliptic Curves over Characteristic Two Fields. 442-458 - Michael Hutter, Erich Wenger:
Fast Multi-precision Multiplication for Public-Key Cryptography on Embedded Microprocessors. 459-474 - Albrecht Petzoldt, Enrico Thomae, Stanislav Bulygin, Christopher Wolf:
Small Public Keys and Fast Verification for $\mathcal{M}$ ultivariate $\mathcal{Q}$ uadratic Public Key Systems. 475-490
Hash Functions
- Ekawat Homsirikamol, Marcin Rogawski, Kris Gaj:
Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs. 491-506 - Joppe W. Bos, Onur Özen, Martijn Stam:
Efficient Hashing Using the AES Instruction Set. 507-522
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-18 18:32 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: