default search action
4th AHS 2009: San Francisco, California, USA
- Martin Suess, Tughrul Arslan, Didier Keymeulen, Adrian Stoica, Ahmet T. Erdogan, David Merodio:
NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2009, San Francisco, California, USA, July 29 - August 1, 2009. IEEE Computer Society 2009, ISBN 978-0-7695-3714-6
Evolvable Hardware
- Hooman Shayani, Peter J. Bentley
, Andy M. Tyrrell:
A Multi-cellular Developmental Representation for Evolution of Adaptive Spiking Neural Microcircuits in an FPGA. 3-10 - Paul Kaufmann, Christian Plessl
EvoCaches: Application-specific Adaptation of Cache Mappings. 11-18 - Kyrre Glette, Jim Tørresen, Mats Høvin:
Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System. 19-26 - Zdenek Vasícek, Michal Bidlo, Lukás Sekanina, Jim Tørresen, Kyrre Glette, Marcus Furuholmen:
Evolution of Impulse Bursts Noise Filters. 27-34 - Morten Hartmann, Tim Goedeweeck:
Adapting a Genotype-phenotype Mapping to Phenotypic Complexity. 35-42 - Lukás Sekanina, Richard Ruzicka, Zbysek Gajda:
Polymorphic FIR Filters with Backup Mode Enabling Power Savings. 43-50 - HuaQiu Yang, Liguang Chen, ShaoTeng Liu, HaiXiang Bu, Yuan Wang, Jinmei Lai:
A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA. 51-56
Application of Adaptive Systems
- Meng Wang, Yang Zhao, Alex Doboli:
Location-Aware, Flexible Task Management for Collaborating Unmanned Autonomous Vehicles. 59-66 - Jie Li:
Evolvable Hardware Based Gray-level Image Enhancement. 67-74 - Shoaib Ehsan, Klaus D. McDonald-Maier
On-Board Vision Processing for Small UAVs: Time to Rethink Strategy. 75-81 - Evangelos Papoutsis, W. Gareth J. Howells, Andrew B. T. Hopkins, Klaus D. McDonald-Maier
Integrating Feature Values for Key Generation in an ICmetric System. 82-88
Reconfigurable Hardware
- Monica Magalhães Pereira, Luigi Carro
Dynamically Adapted Low-Energy Fault Tolerant Processors. 91-97 - Chad Rossmeissl, Adarsha Sreeramareddy, Ali Akoglu
Partial Bitstream 2-D Core Relocation for Reconfigurable Architectures. 98-105 - Takayuki Mabuchi, Kenji Miyashiro, Minoru Watanabe, Akifumi Ogiwara:
Defect Tolerance of an Optically Reconfigurable Gate Array with a One-time Writable Volume Holographic Memory. 106-111 - Khodor Ahmad Fawaz, Tughrul Arslan, Iain Lindsay:
Implementation of Highly Pipelined Datapaths on a Reconfigurable Asynchronous Substrate. 112-119 - Mao Nakajima, Minoru Watanabe:
A Sixteen-Context Dynamic Optically Reconfigurable Gate Array. 120-125 - Khodor Ahmad Fawaz, Tughrul Arslan, Iain Lindsay:
Conditional Acknowledge Synchronisation in Asynchronous Interconnect Switch Design. 126-131 - Yuriy Shiyanovskii, Francis G. Wolff, Christos A. Papachristou
An Adaptable Task Manager for Reconfigurable Architecture Kernels. 132-137 - Lihong Shang, Mi Zhou, Jiong Zhang, Hongbin Li:
A New Application-Tuned Processor Architecture for High-Performance Reconfigurable Computing. 138-143
Embryonic Hardware and Morphogenesis
- Michael Reibel Boesen, Jan Madsen
eDNA: A Bio-Inspired Reconfigurable Hardware Cell Architecture Supporting Self-organisation and Self-healing. 147-154 - André Stauffer, Joël Rossier:
Self-Testable and Self-Repairable Bio-Inspired Configurable Circuits. 155-162 - Mohammad Samie
Prokaryotic Bio-Inspired Model for Embryonics. 163-170 - Mohammad Samie
Prokaryotic Bio-Inspired System. 171-178
On-Chip Learning and Adaptation
- Michael Gilberti, Alex Doboli:
Synergistic Reconfiguration of Adaptive Precision Chemical Classifiers. 181-188 - Juan Manuel Moreno, Jordi Madrenas, Lukasz Kotynia:
Synchronous Digital Implementation of the AER Communication Scheme for Emulating Large-Scale Spiking Neural Networks Models. 189-196 - Matthew J. Turnquist, Erkka Laulainen, Jani Mäkipää, Hannu Tenhunen, Lauri Koskinen:
Adaptive Sub-Threshold Test Circuit. 197-203 - Pierre Lorrentz, W. Gareth J. Howells, Klaus D. McDonald-Maier
A Fingerprint Identification System Using Adaptive FPGA-Based Enhanced Probabilistic Convergent Network. 204-211
Learning and Evolutionary Algorithms for Adaptive Hardware
- Dragana Laketic, Gunnar Tufte
Stochastic Adaptation to Environmental Changes Supported by Endocrine System Principles. 215-222 - Alicia Morales-Reyes
Towards 3D Architectures: A Comparative Study on Cellular GAs Dimensionality. 223-229 - Andreas Popp, Yannick Le Moullec
Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures. 230-235 - Haisoo Shin, Yun-Geun Lee, Bob McKay
Evolutionary Algorithms in Unreliable Memory. 236-243
Adaptive Antennas
- S. Andrew Long, Gregory H. Huff
A Substrate Integrated Fluidic Compensation Mechanism for Deformable Antennas. 247-251 - Virgilio Zúñiga
Effect of a Central Antenna Element on the Directivity, Half-Power Beamwidth and Side-Lobe Level of Circular Antenna Arrays. 252-256 - Yang Yang, Sanyou Zeng, Haoqiu Long, Zu Yan, Danpin Yu, Lishan Kang:
Automated Wire Antennas Design using Dynamic Dominance Evolutionary Algorithm. 257-262
Adaptive Wired and Wireless Networks
- Thorsten Edelhäußer, Gabriella Kókai:
Autonomous Configuration Method for Real-Time Location Systems. 265-272 - Cevher Dogan, Cem Safak Sahin, M. Ümit Uyar, Elkin Urrea:
Testbed for Node Communication in MANETs to Uniformly Cover Unknown Geographical Terrain Using Genetic Algorithms. 273-280 - Junjun Gu, Gang Qu, Tianzhou Chen, Ahmed Bouridane:
An Adaptive Energy Efficient Transmission Protocol in Wireless Ad-hoc Network. 281-288 - Adrian Udenze, Klaus D. McDonald-Maier
Direct Reinforcement Learning for Autonomous Power Configuration and Control in Wireless Networks. 289-296 - Adrian Udenze, Klaus D. McDonald-Maier
Indirect Reinforcement Learning for Autonomous Power Configuration and Control in Wireless Networks. 297-304 - Tanya Vladimirova, Jean R. Paul:
Implementation of an IEEE802.11a Transmitter Module for a Reconfigurable System-on-a-Chip Design. 305-312
Adaptive Systems for Space Applications
- Nazeeh Aranki, Didier Keymeulen, Alireza Bakhshi, Matthew Klimesh:
Hardware Implementation of Lossless Adaptive and Scalable Hyperspectral Data Compression for Space. 315-322 - Semion Kizhner, Katherine Heinzen:
New Methodology for Reducing Sensor and Readout Electronics Circuitry Noise in Digital Domain. 323-329 - Karel H. G. Walters, André B. J. Kokkeler, Sabih H. Gerez
Low-Complexity Hyperspectral Image Compression on a Multi-tiled Architecture. 330-335 - Björn Osterloh, Harald Michalik, Sandi Habinc, Björn Fiethe:
Dynamic Partial Reconfiguration in Space Applications. 336-343 - (Withdrawn) Selective Triple Modular Redundancy for Single Event Upset (SEU) Mitigation. 344-350
Reconfigurable Computing incl. Multi-Core Architectures
- Pierre-André Mudry
Self-Scaling Stream Processing: A Bio-Inspired Approach to Resource Allocation through Dynamic Task Replication. 353-360 - Ying Liu, Khaled Benkrid, Abdsamad Benkrid, Server Kasap
An FPGA-Based Web Server for High Performance Biological Sequence Alignment. 361-368 - Xuezheng Chu, Khaled Benkrid, John Thompson:
Rapid Prototyping of an Improved Cholesky Decomposition Based MIMO Detector on FPGAs. 369-375 - Jordi Madrenas, Juan Manuel Moreno:
Strategies in SIMD Computing for Complex Neural Bioinspired Applications. 376-381 - Mi Zhou, Lihong Shang, Jiong Zhang, Huihua Jin:
Adaptive Hardware Real-Time Task Scheduler of Multi-Core ATPA Environment. 382-388 - Sai Rahul Chalamalasetti, Sohan Purohit, Martin Margala
MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor. 389-396
Automated Design Methodologies and Tools
- Piero Conca, Giuseppe Nicosia
Nominal-Yield-Area Tradeoff in Automatic Synthesis of Analog Circuits: A Genetic Programming Approach Using Immune-Inspired Operators. 399-406 - Sotirios Xydis, Ioannis Triantafyllou, George Economakos, Kiamal Z. Pekmestzi:
Flexible Datapath Synthesis through Arithmetically Optimized Operation Chaining. 407-414 - Olivier Brousse, Jérémie Guillot, Gilles Sassatelli, Thierry Gil, Michel Robert
A Bio-Inspired Agent Framework for Hardware Accelerated Distributed Pervasive Applications. 415-422 - Michal Bidlo, Zdenek Vasícek:
Comparison of the Uniform and Non-Uniform Cellular Automata-Based Approach to the Development of Combinational Circuits. 423-430
Special Session on Emerging Computer Technologies for Adaptive Systems
- Kentaro Matsuo, Tsuyoshi Hamada, Masayuki Miyoshi, Yuichiro Shibata, Kiyoshi Oguri:
Accelerating Phase Correlation Functions Using GPU and FPGA. 433-438 - Yang Song, Gregory M. Striemer, Ali Akoglu
Performance Analysis of IBM Cell Broadband Engine on Sequence Alignment. 439-446 - Tsuyoshi Hamada, Khaled Benkrid, Keigo Nitadori, Makoto Taiji:
A Comparative Study on ASIC, FPGAs, GPUs and General Purpose Processors in the O(N^2) Gravitational N-body Simulation. 447-452 - Thomas F. Clayton, Alan F. Murray, Iain A. B. Lindsay:
GP-GPU: Bridging the Gap between Modelling & Experimentation. 453-459 - Xiang Tian, Khaled Benkrid:
Mersenne Twister Random Number Generation on FPGA, CPU and GPU. 460-464
Special Session on Reconfigurable and Adaptive Multiprocessor Systems-on-Chip
- Mario Porrmann
Self-optimization of MPSoCs Targeting Resource Efficiency and Fault Tolerance. 467-473 - Sébastien Le Beux, Gabriela Nicolescu, Guy Bois, Youcef Bouchebaba, Michel Langevin, Pierre G. Paulin:
Optimizing Configuration and Application Mapping for MPSoC Architectures. 474-481 - Albert Ferrer Florit, Steve Parkes, Peter Mendham:
Quality of Service in NoC for Reconfigurable Space Applications. 482-487
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-22 19:08 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: