default search action
"An Optimized BIST Architecture for FPGA Look-Up Table Testing."
Mahnaz Sadoughi Yarandi, Armin Alaghi, Zainalabedin Navabi (2006)
- Mahnaz Sadoughi Yarandi, Armin Alaghi, Zainalabedin Navabi:
An Optimized BIST Architecture for FPGA Look-Up Table Testing. ISVLSI 2006: 420-421
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.