default search action
Journal of Parallel and Distributed Computing, Volume 106
Volume 106, August 2017
- Tan Nguyen, Pietro Cicotti, Eric J. Bylaska, Daniel J. Quinlan, Scott B. Baden:
Automatic translation of MPI source into a latency-tolerant, data-driven form. 1-13 - Joaquín Fernández
, Ernesto Kofman
A parallel Quantized State System Solver for ODEs. 14-30 - Tassadaq Hussain:
A novel hardware support for heterogeneous multi-core memory system. 31-49 - Marcello Cinque
On the injection of hardware faults in virtualized multicore systems. 50-61 - Katerina A. Dimitrakopoulou, Nikolaos M. Missirlis
The nine node Extrapolated Diffusion method for weighted torus graphs. 62-78 - Zhuo Wang
Parallelizing maximal clique and k-plex enumeration over graph data. 79-91 - Khaled Z. Ibrahim, Evgeny Epifanovsky, Samuel Williams
Cross-scale efficient tensor contractions for coupled cluster computations through multiple programming model backends. 92-105 - Nuray At, Jean-Luc Beuchat
A low-area unified hardware architecture for the AES and the cryptographic hash function Grøstl. 106-120 - Pei Zhang, Aaron Mills, Joseph Zambreno, Phillip H. Jones:
The design and integration of a software configurable and parallelized coprocessor architecture for LQR control. 121-131 - Enrique de Lucas
DSPONE48: A methodology for automatically synthesize HDL focus on the reuse of DSP slices. 132-142 - Xiaojun Zhai
ECG encryption and identification based security solution on the Zynq SoC for connected health systems. 143-152 - Kohei Nagasu
FPGA-based tsunami simulation: Performance comparison with GPUs, and roofline model for scalability analysis. 153-169 - Ali Asgar Sohanghpurwala
Hardware accelerated SAT solvers - A survey. 170-184 - Jean-Pierre David:
Low latency and division free Gauss-Jordan solver in floating point arithmetic. 185-193
- Jeffrey K. Hollingsworth:
Editorial. 194 - Aleksandar Zlateski, Kisuk Lee, H. Sebastian Seung:
Scalable training of 3D convolutional networks on multi- and many-cores. 195-204 - Erik W. Draeger, Xavier Andrade
Massively parallel first-principles simulation of electron dynamics in materials. 205-214 - Aswinkumar Sridharan, André Seznec:
Dynamic and discrete cache insertion policies for managing shared last level caches in large multicores. 215-226
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-27 21:16 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: