default search action
IEEE Micro, Volume 40
Volume 40, Number 1, January - February 2020
- Lizy Kurian John:
Connectivity! Connectivity! Connectivity! May You Be More Connected Than Ever!! 4-5 - Ryan E. Grant, Khaled Hamidouche:
Hot Interconnects 26. 6-7 - German Maglione Mathey, Jesús Escudero-Sahuquillo
, Pedro Javier García, Francisco J. Quiles
Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking in Fat Trees. 8-14 - Ramin Farjadrad, Mark Kuemerle, Bapi Vinnakota:
A Bunch-of-Wires (BoW) Interface for Interchiplet Communication. 15-24 - Joshua Lant, Javier Navaridas
Toward FPGA-Based HPC: Advancing Interconnect Technologies. 25-34 - Ammar Ahmad Awan, Arpan Jain, Ching-Hsiang Chu
Communication Profiling and Characterization of Deep-Learning Workloads on Clusters With High-Performance Interconnects. 35-43 - John Gliksberg, Antoine Capra, Alexandre Louvet, Pedro Javier García, Devan Sohier:
High-Quality Fault Resiliency in Fat Trees. 44-49 - Sourav Roy, Arvind Kaushik, Rajkumar Agrawal, Joseph Gergen, Wim Rouwet, John Arends:
A High-Throughput Network Processor Architecture for Latency-Critical Applications. 50-56 - Phillip Stanley-Marbell, Martin C. Rinard:
Warp: A Hardware Platform for Efficient Multimodal Sensing With Adaptive Approximation. 57-66 - Hoda Mahdiani, Alireza Khadem, Azam Ghanbari, Mehdi Modarressi, Farima Fattahi-Bayat, Masoud Daneshtalab
ΔNN: Power-Efficient Neural Network Acceleration Using Differential Weights. 67-74 - Han Cai, Ji Lin, Yujun Lin
AutoML for Architecting Efficient and Specialized Neural Networks. 75-82 - Masab Ahmad, Halit Dogan, José A. Joao, Omer Khan:
In-Hardware Moving Compute to Data Model to Accelerate Thread Synchronization on Large Multicores. 83-92 - Shane Greenstein:
The Vital Two Percent. 94-96
Volume 40, Number 2, March - April 2020
- Lizy Kurian John:
Did ML Chips Heat Up the Chip Design Arena? 4-5 - Christos Kozyrakis, Ian Bratt:
The Hot Chips Renaissance. 6-7 - Peter Mattson, Hanlin Tang, Gu-Yeon Wei, Carole-Jean Wu, Vijay Janapa Reddi, Christine Cheng, Cody Coleman, Greg Diamos, David Kanter, Paulius Micikevicius, David A. Patterson, Guenther Schmuelling:
MLPerf: An Industry Standard Benchmark Suite for Machine Learning Performance. 8-16 - Eitan Medina, Eran Dagan:
Habana Labs Purpose-Built AI Inference and Training Processor Architectures: Scaling AI Training Systems Using Standard Ethernet With Gaudi Processor. 17-24 - Emil Talpes, Atchyuth Gorti, Gagandeep S. Sachdev, Debjit Das Sarma, Ganesh Venkataramanan, Peter Bannon, Bill McGee, Benjamin Floering, Ankit Jalote, Christopher Hsiong, Sahil Arora:
Compute Solution for Tesla's Full Self-Driving Computer. 25-35 - John Burgess:
RTX on - The NVIDIA Turing GPU. 36-44 - David Suggs, Mahesh Subramony, Dan Bouvier:
The AMD "Zen 2" Processor. 45-52 - Andrea Pellegrini
The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC. 53-62 - Mark T. Wade
TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O. 63-71 - Shane Greenstein:
Expertise at Our Fingertips. 74-76
Volume 40, Number 3, May - June 2020
- Lizy Kurian John:
Enjoy These Top Picks, While You Work From Home! 4-5 - Hyesoon Kim:
The 2019 Top Picks in Computer Architecture. 6-9 - Yu Gan
Unveiling the Hardware and Software Implications of Microservices in Cloud and Edge Systems. 10-19 - Hyoukjun Kwon
MAESTRO: A Data-Centric Approach to Understand Reuse, Performance, and Hardware Cost of DNN Mappings. 20-29 - Yue Leng, Jian Huang, Chi-Chun Chen, Qiuyue Sun, Yuhao Zhu
Energy-Efficient Video Processing for Virtual Reality. 30-36 - Vidushi Dadu, Jian Weng, Sihao Liu
Towards General-Purpose Acceleration: Finding Structure in Irregularity. 37-46 - Yu-Ching Hu
Varifocal Storage: Dynamic Multiresolution Data Storage. 47-55 - Nayana Prasad Nagendra, Grant Ayers, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan:
AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers. 56-63 - Pranav Gokhale, Jonathan M. Baker, Casey Duckering, Frederic T. Chong
Extending the Frontier of Quantum Computers With Qutrits. 64-72 - Prakash Murali, Norbert Matthias Linke, Margaret Martonosi, Ali JavadiAbhari, Nhung Hong Nguyen, Cinthia Huerta Alderete:
Architecting Noisy Intermediate-Scale Quantum Computers: A Real-System Study. 73-80 - Jiyong Yu
Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data. 81-90 - Dimitrios Skarlatos, Mengjia Yan
MicroScope: Enabling Microarchitectural Replay Attacks. 91-98 - Jiyong Yu
Creating Foundations for Secure Microarchitectures With Data-Oblivious ISA Extensions. 99-107 - Deeksha Dangwal, Weilong Cui, Joseph McMahan, Timothy Sherwood
Trace Wringing for Program Trace Privacy. 108-115 - Shane Greenstein:
Pandemics and the Dismal Technology Economy. 118-120
Volume 40, Number 4, July - August 2020
- Lizy Kurian John:
Agile Hardware Design. 4-5 - Yungang Bao, Trevor E. Carlson:
Agile and Open-Source Hardware. 6-9 - Alon Amid
Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs. 10-21 - Jonathan Balkind, Ting-Jung Chang, Paul J. Jackson, Georgios Tziantzioulis, Ang Li
OpenPiton at 5: A Nexus for Open and Agile Hardware Design. 22-31 - Paul N. Whatmough, Marco Donato, Glenn G. Ko, Sae Kyu Lee, David Brooks, Gu-Yeon Wei:
CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip Development. 32-40 - Xifan Tang, Edouard Giacomin, Baudouin Chauviere, Aurélien Alacchi, Pierre-Emmanuel Gaillardon:
OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs. 41-48 - Kevin E. Murray, Mohamed A. Elgammal, Vaughn Betz, Tim Ansell
SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs. 49-57 - Shunning Jiang, Peitian Pan, Yanghui Ou, Christopher Batten:
PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification. 58-66 - Sheng-Hong Wang, Rafael Trapani Possignolo, Haven Blake Skinner, Jose Renau
LiveHD: A Productive Live Hardware Development Flow. 67-75 - Deeksha Dangwal, Georgios Tzimpragos
Agile Hardware Development and Instrumentation With PyRTL. 76-84 - Liancheng Jia, Liqiang Lu, Xuechao Wei, Yun Liang:
Generating Systolic Array Accelerators With Reusable Blocks. 85-92 - Daniel Petrisko
BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs. 93-102 - Luis Vega, Jared Roesch, Joseph McMahan, Luis Ceze:
LastLayer: Toward Hardware and Software Continuous Integration. 103-111 - Scott Beamer:
A Case for Accelerating Software RTL Simulation. 112-119 - Johan Peltenburg, Jeroen van Straten, Matthijs Brobbel, Zaid Al-Ars, H. Peter Hofstee:
Tydi: An Open Specification for Complex Data Structures Over Hardware Streams. 120-130 - Shane Greenstein:
Uncomfortable Economic Waters. 134-136
Volume 40, Number 5, September - October 2020
- Lizy Kurian John:
Machine Learning for Systems, Biological Computing, and More. 4-5 - Heiner Litz, Milad Hashemi:
Machine Learning for Systems. 6-7 - Martin Maas
A Taxonomy of ML for Systems Problems. 8-16 - Vinu Joseph, Ganesh Gopalakrishnan, Saurav Muralidharan, Michael Garland, Animesh Garg:
A Programmable Approach to Neural Network Compression. 17-25 - Yanqi Zhou, Sudip Roy, AmirAli Abdolrashidi, Daniel Lin-Kit Wong, Peter C. Ma, Qiumin Xu, Azalia Mirhoseini, James Laudon:
A Single-Shot Generalized Device Placement for Large Dataflow Graphs. 26-36 - Ahmed T. Elthakeb, Prannoy Pilligundla, Fatemehsadat Mireshghallah, Amir Yazdanbakhsh
ReLeQ : A Reinforcement Learning Approach for Automatic Deep Quantization of Neural Networks. 37-45 - Cheng Fu, Huili Chen, Zhenheng Yang, Farinaz Koushanfar
Enhancing Model Parallelism in Neural Architecture Search for Multidevice System. 46-55 - Ke Wang, Hao Zheng
TSA-NoC: Learning-Based Threat Detection and Mitigation for Secure Network-on-Chip Architecture. 56-63 - Abhishek Bhattacharjee:
Biology and Systems Interactions. 64 - Mohammed Alser, Zülal Bingöl, Damla Senol Cali
Accelerating Genome Analysis: A Primer on an Ongoing Journey. 65-75 - Ashley P. Stephenson, Max Willsey, Jeff McBride, Sharon Newman
PurpleDrop: A Digital Microfluidics-Based Platform for Hybrid Molecular-Electronics Applications. 76-86 - Shane Greenstein:
Triggers, Transmissions, and Adjustments. 88-90
Volume 40, Number 6, November - December 2020
- Lizy Kurian John:
Chip Design 2020. 4-5 - Jaydeep P. Kulkarni:
Chip Design 2020. 6-7 - Aayush Ankit, Indranil Chakraborty, Amogh Agrawal, Mustafa Fayez Ali, Kaushik Roy:
Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators. 8-22 - Brucek Khailany, Haoxing Ren, Steve Dai, Saad Godil, Ben Keller, Robert Kirby, Alicia Klinefelter, Rangharajan Venkatesan, Yanqing Zhang, Bryan Catanzaro, William J. Dally:
Accelerating Chip Design With Machine Learning. 23-32 - Ali Keshavarzi, Kai Ni, Wilbert van den Hoek, Suman Datta, Arijit Raychowdhury:
FerroElectronics for Edge Intelligence. 33-48 - David A. Patterson, Yakun Sophia Shao:
Commercial Products. 49 - Christian Jacobi
History of IBM Z Mainframe Processors. 50-58 - Ram Rangan, Naman Turakhia, Alexandre Joly:
Countering Load-to-Use Stalls in the NVIDIA Turing GPU. 59-66 - Leah Shalev, Hani Ayoub, Nafea Bshara, Erez Sabbag:
A Cloud-Optimized Transport Protocol for Elastic and Scalable HPC. 67-73 - Johann Knechtel, Satwik Patnaik
Power Side-Channel Attacks in Negative Capacitance Transistor. 74-84 - Shane Greenstein:
The Fox and Shepherd Problem. 86-88
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-03 23:18 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: