default search action
"A Multi-Chain Merged Tapped Delay Line for High Precision Time-to-Digital ..."
Yonggang Wang, Qiang Cao, Chong Liu (2018)
- Yonggang Wang, Qiang Cao, Chong Liu:
A Multi-Chain Merged Tapped Delay Line for High Precision Time-to-Digital Converters in FPGAs. IEEE Trans. Circuits Syst. II Express Briefs 65-II(1): 96-100 (2018)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.