default search action
"Current-limited switch-level timing simulator for MOS logic networks."
Genhong Ruan, Jirí Vlach, James A. Barby (1988)
- Genhong Ruan, Jirí Vlach, James A. Barby:
Current-limited switch-level timing simulator for MOS logic networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 7(6): 659-667 (1988)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.