More Web Proxy on the site http://driver.im/

default search action

combined dblp search
author search
venue search
publication search

ask others

"High resolution and frame rate image signal processor array design for 3-D ..."

Chang-Hsin Cheng et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISPACS.2012.6473588

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispacs/ChengHFTLH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispacs/ChengHFTLH12
Chang-Hsin Cheng, Hsien-Ching Hsieh, Tso-Yi Fan, Wei-Xiang Tang, Chung-Kai Liu, Po-Han Huang:
High resolution and frame rate image signal processor array design for 3-D imager. ISPACS 2012: 735-739

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.