More Web Proxy on the site http://driver.im/

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 12-bit, 2.5-bit/cycle, 1 MS/s two-stage cyclic ADC, for high-speed CMOS ..."

Amandeep Kaur, Deepak Mishra, Mukul Sarkar (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8350899

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/Kaur0S18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Kaur0S18
Amandeep Kaur, Deepak Mishra, Mukul Sarkar:
A 12-bit, 2.5-bit/cycle, 1 MS/s two-stage cyclic ADC, for high-speed CMOS Image sensors. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.