default search action
"FPGA Based Reconfigurable Coprocessor for Deep Convolutional Neural ..."
Sajna Remi Clere, Sachin Sethumadhavan, Kuruvilla Varghese (2018)
- Sajna Remi Clere, Sachin Sethumadhavan, Kuruvilla Varghese:
FPGA Based Reconfigurable Coprocessor for Deep Convolutional Neural Network Training. DSD 2018: 381-388
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.