default search action
Andrew Lines
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2021
- [c12]Andrew Lines:
Asynchronous Serial Infrastructure Using FPIO. ASYNC 2021: 62-63
2010 – 2019
- 2018
- [j4]Mike Davies, Narayan Srinivasa, Tsung-Han Lin, Gautham N. Chinya, Yongqiang Cao, Sri Harsha Choday, Georgios D. Dimou, Prasad Joshi, Nabil Imam, Shweta Jain, Yuyun Liao, Chit-Kwan Lin, Andrew Lines, Ruokun Liu, Deepak Mathaikutty, Steven McCoy, Arnab Paul, Jonathan Tse, Guruguhanathan Venkataramanan, Yi-Hsin Weng, Andreas Wild, Yoonseok Yang, Hong Wang:
Loihi: A Neuromorphic Manycore Processor with On-Chip Learning. IEEE Micro 38(1): 82-99 (2018) - [c11]Andrew Lines, Prasad Joshi, Ruokun Liu, Steve McCoy, Jonathan Tse, Yi-Hsin Weng, Mike Davies:
Loihi Asynchronous Neuromorphic Research Chip. ASYNC 2018: 32-33 - [c10]Suhwan Kim, Vaibhav A. Vaidya, Christopher Schaef, Andrew Lines, Harish Krishnamurthy, Sheldon Weng, Xiaosen Liu, Dileep Kurian, Tanay Karnik, Krishnan Ravichandran, James W. Tschanz, Vivek De:
A Single-Stage, Single-Inductor, 6-Input 9-Output Multi-Modal Energy Harvesting Power Management IC for 100µW-120MW Battery-Powered IoT Edge Nodes. VLSI Circuits 2018: 195-196 - 2014
- [j3]Georgios D. Dimou, Peter A. Beerel, Andrew Lines:
Performance-Driven Clustering of Asynchronous Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(2): 197-209 (2014) - [c9]Mike Davies, Andrew Lines, Jon Dama, Alain Gravel, Robert Southworth, Georgios D. Dimou, Peter A. Beerel:
A 72-Port 10G Ethernet Switch/Router Using Quasi-Delay-Insensitive Asynchronous Design. ASYNC 2014: 103-104 - 2013
- [c8]Jonathan Tse, Andrew Lines:
NanoMesh: An Asynchronous Kilo-Core System-on-Chip. ASYNC 2013: 40-49 - 2011
- [j2]Peter A. Beerel, Georgios D. Dimou, Andrew Lines:
Proteus: An ASIC Flow for GHz Asynchronous Designs. IEEE Des. Test Comput. 28(5): 36-51 (2011) - [c7]Georgios D. Dimou, Peter A. Beerel, Andrew Lines:
Performance-Driven Clustering of Asynchronous Circuits. PATMOS 2011: 92-101
2000 – 2009
- 2009
- [c6]Jonathan Dama, Andrew Lines:
GHz Asynchronous SRAM in 65nm. ASYNC 2009: 85-94 - 2007
- [c5]Andrew Lines:
The Vortex: A Superscalar Asynchronous Processor. ASYNC 2007: 39-48 - 2006
- [c4]Peter A. Beerel, Nam-Hoon Kim, Andrew Lines, Mike Davies:
Slack Matching Asynchronous Designs. ASYNC 2006: 184-194 - 2004
- [j1]Andrew Lines:
Asynchronous Interconnect for Synchronous SoC Design. IEEE Micro 24(1): 32-41 (2004) - 2003
- [c3]Andrew Lines:
Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs. Hot Interconnects 2003: 2-9
1990 – 1999
- 1997
- [c2]Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Paul I. Pénzes, Robert Southworth, Uri Cummings:
The Design of an Asynchronous MIPS R3000 Microprocessor. ARVLSI 1997: 164-181 - 1994
- [c1]Uri Cummings, Andrew Lines, Alain J. Martin:
An asynchronous pipelined lattice structure filter. ASYNC 1994: 126-133
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:55 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint