default search action
Pritam Bhattacharjee
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [c5]Pritam Bhattacharjee, Alak Majumder:
Design of VFC with Programmable Frequency Ramp to control on-chip switching current profile. VLSID 2024: 587-592 - 2023
- [c4]Pritam Bhattacharjee, G. Naveen Goud, Vipin K. Singh, Vijay P. Yadav, Abir J. Mondal, Alak Majumder:
Comparative Exploration of Gate Count and Leakage Optimized D-Latch in Nanometer CMOS. RADIOELEKTRONIKA 2023: 1-6 - 2022
- [j5]Pritam Bhattacharjee
, Prerna Rana
Clock-Gated Variable Frequency Signaling to Alleviate Power Supply Noise in a Packaged IC. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(6): 1704-1715 (2022) - 2021
- [j4]Pritam Bhattacharjee
A Vector-Controlled Variable Delay Circuit to Develop Near-Symmetric Output Rise/Fall Time. Circuits Syst. Signal Process. 40(4): 1569-1588 (2021)
2010 – 2019
- 2019
- [j3]Pritam Bhattacharjee, Alak Majumder:
A Variation-Aware Robust Gated Flip-Flop for Power-Constrained FSM Application. J. Circuits Syst. Comput. 28(7): 1950108:1-1950108:26 (2019) - 2018
- [j2]Alak Majumder
A Novel Gating Approach to Alleviate Power and Ground Noise in Silicon Chips. J. Circuits Syst. Comput. 27(9): 1850146:1-1850146:9 (2018) - [i2]Pritam Bhattacharjee, Bipasha Nath, Alak Majumder:
LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications. CoRR abs/1805.07409 (2018) - [i1]Dhiraj Sarkar, Pritam Bhattacharjee, Alak Majumder:
Data-Dependent Clock Gating approach for Low Power Sequential System. CoRR abs/1806.02271 (2018) - 2017
- [j1]Pritam Bhattacharjee
Estimation of Power Dissipation in Ternary Quantum Dot Cellular Automata Cell. J. Low Power Electron. 13(2): 231-239 (2017) - [c3]Alak Majumder, Pritam Bhattacharjee:
Current Profile Generated by Gating Logic Reduces Power Supply Noise of Integrated CPU Chip. iNIS 2017: 224-228 - 2016
- [c2]Pritam Bhattacharjee
LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder. iNIS 2016: 250-254 - [c1]Pritam Bhattacharjee
A 90 nm leakage control transistor based clock gating for low power flip flop applications. MWSCAS 2016: 1-4
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:57 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: