default search action
29th RSP 2018: Torino, Italy
- 2018 International Symposium on Rapid System Prototyping, RSP 2018, Torino, Italy, October 4-5, 2018. IEEE 2018, ISBN 978-1-5386-7557-1
Session 2
- Yuuki Oosako, Nagisa Ishiura, Hiroyuki Tomiyama, Hiroyuki Kanbara:
Synthesis of Full Hardware Implementation of RTOS-Based Systems. 1-7 - Thomas Baumela, Olivier Gruber, Olivier Muller, Frédéric Pétrot:
Message-Oriented Devices on FPGAs. 8-14 - Tristan Delizy, Stephane Gros, Kevin Marquet, Matthieu Moy, Tanguy Risset, Guillaume Salagnac:
Estimating the Impact of Architectural and Software Design Choices on Dynamic Allocation of Heterogeneous Memories. 15-21 - Alexandre Chabot, Ihsen Alouani
, Smaïl Niar, Réda Nouacer:
A Comprehensive Fault Injection Strategy for Embedded Systems Reliability Assessment. 22-28
Session 3
- Muhammad Waqas, Atif Raza Jafri, Amer Baghdadi
Rapid Prototyping of Parameterized Rotated and Cyclic Q Delayed Constellations Demapper. 29-35 - Kevin Verniers, Liesbet Van der Perre
Assessment of a BeagleBone Black High Sampling Rate Digital Waveform Generator. 36-41 - William L. Harrison, Gerard Allwein:
Semantics-Directed Prototyping of Hardware Runtime Monitors. 42-48 - Yawen Wu, Yinan Sun, Zhenge Jia
Prototyping Energy Harvesting Powered Systems with Nonvolatile Processor (Invited Paper). 49-55 - Maxime France-Pillois, Jérôme Martin
Accurate MPSoC Prototyping Platform and Methodology for the Studying of the Linux Synchronization Barrier Slowdown Issues. 56-62
Session 4
- Stefano Aldegheri, Nicola Bombieri:
Rapid Prototyping of Embedded Vision Systems: Embedding Computer Vision Applications into Low-Power Heterogeneous Architectures. 63-69 - Ludovica Bozzoli, Corrado De Sio
PyXEL: An Integrated Environment for the Analysis of Fault Effects in SRAM-Based FPGA Routing. 70-75 - Fearghal Morgan, Declan O'Loughlin, Jeremy Audiger, Yohan Boyer, Niall Timlin-Canning, Krzysztof Kepa
Vicilogic 2.0: Online Learning and Prototyping of Digital Systems Using PYNQ-Z1/-Z2 SoC. 76-82
Session 6
- Rodrigo Schmitt Meurer, Antônio Augusto Fröhlich
Ambient Intelligence for the Internet of Things Through Context-Awareness. 83-89 - Jean-Philippe Legault, Panagiotis Patros, Kenneth B. Kent
Towards Trainable Synthesis for Optimized Circuit Deployment on FPGA. 90-96 - Mehran Goli
Resilience Evaluation for Approximating SystemC Designs Using Machine Learning Techniques. 97-103 - Dongyoung Kim, Soobeom Kim, Sungjoo Yoo:
FPGA Prototyping of Low-Precision Zero-Skipping Accelerator for Neural Networks. 104-110
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-31 21:32 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: