default search action
30th ISMVL 2000: Portland, Oregon, USA
- 30th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2000, Portland, Oregon, USA, May 23-25, 2000, Proceedings. IEEE Computer Society 2000, ISBN 0-7695-0692-5
- Message from the Symposium Chair.
- Message from the Co-Chairs.
- Reviewers. 0-2
Session 1: Invited Address
- Dan W. Hammerstrom:
Computational Neurobiology Meets Semiconductor Engineering. 3-14
Session 2a: Neural and Threshold Nets
- Jing Shen, Motoi Inaba, Koichi Tanno, Okihiko Ishizuka:
Multi-Valued Logic Pass Gate Network Using Neuron-MOS Transistors. 15-20 - Masayuki Matsumoto, Yoshinori Ueda, Isami Nomoto:
The Synthesis of Multiple-Valued Logic Circuits Using Local-Excitation-Type Neuron Models. 21-26 - Makoto Syuto, Jing Shen, Koichi Tanno, Okihiko Ishizuka:
Multi-Input Variable-Threshold Circuits for Multi-Valued Logic Functions. 27-32 - Alioune Ngom, Ivan Stojmenovic, Ratko Tosic:
The Computing Capacity of Three-Input Multiple-Valued One-Threshold Perceptrons. 33-40
Session 2b: Spectral Methods
- Rolf Drechsler
, Mitchell A. Thornton
MDD-Based Synthesis of Multi-Valued Logic Networks. 41-46 - Bogdan J. Falkowski, Susanto Rahardja:
Fast Transforms for Multiple-Valued Input Binary Output PLI Logic. 47-52 - Rolf Drechsler
Computation of Spectral Information from Logic Netlists. 53-58 - Jong O. Kim, Parag K. Lala, Young Gun Kim, Heung-Soo Kim:
Fault Analysis of the Multiple Valued Logic Using Spectral Method. 59-66
Session 3: Invited Address
- Jacek M. Zurada:
Neural Networks: Binary Monotonic and Multiple-Valued. 67-76
Session 4a: Decomposition and Data Mining
- Szymon Jaroszewicz, Dan A. Simovici:
Data Mining of Weak Functional Decompositions. 77-82 - Artur Chojnacki, Lech Józwiak:
Multi-Valued Sub-Function Encoding in Functional Decomposition Based on Information Relationships Measures. 83-90 - Tsutomu Sasao:
On the Number of Dependent Variables for Incompletely Specified Multiple-Valued Functions. 91-100
Session 4b: Algebra I
- Noboru Takagi, Kyoichi Nakashima:
Some Properties of Discrete Interval Truth Valued Logic. 101-106 - Tomoko Ninomiya, Masao Mukaidono:
Independence of the Axioms of Boolean Algebra in Multiple-Valued Logic. 107-112 - Agata Ciabattoni
On Urquhart's C Logic. 113-120
Session 5a: Fuzzy Logic
- Martine De Cock, Etienne E. Kerre:
A New Class of Fuzzy Modifiers. 121-126 - Karsten Strehl, Claudio Moraga, Karl-Heinz Temme, Radomir S. Stankovic:
Fuzzy Decision Diagrams for the Representation, Analysis and Optimization of Rule Bases. 127-132 - Helmut Thiele:
On Algebraic Foundations of Information Granulation III Investigating the HATA-MUKAIDONO Approach. 133-140
Session 5b: Reed-Muller Logic and Its Extensions
- Svetlana N. Yanushkevich
Experiments on FPRM Expressions for Partially Symmetric Logic Functions. 141-146 - Hafiz Md. Hasan Babu, Tsutomu Sasao:
Representations of Multiple-Output Switching Functions Using Multiple-Valued Pseudo-Kronecker Decision Diagrams. 147-152 - Susanto Rahardja, Bogdan J. Falkowski:
A New Algorithm to Compute Quaternary Reed-Muller Expansions. 153-160
Session 6: Invited Address
- Adrian Stoica:
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems. 161-172
Session 7a: Logic and Algebra
- Janusz A. Brzozowski:
De Morgan Bisemilattices. 173-178 - Stefano Aguzzoli, Brunella Gerla
Finite-Valued Approximations of Product Logic. 179-184 - Yann Loyer, Nicolas Spyratos, Daniel Stamate:
Integration of Information in Four-Valued Logics under Non-Uniform Assumptions. 185-192
Session 7b: Decision Diagrams
- Dragan Jankovic
Lower Bound Sifting for MDDs. 193-198 - Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura:
Implementation of Multiple-Output Functions Using PQMDDs. 199-205 - Radomir S. Stankovic, Milena Stankovic, Jaakko Astola, Karen O. Egiazarian:
Fibonacci Decision Diagrams and Spectral Fibonacci Decision Diagrams. 206-214
Session 8a: Circuits I
- Mostafa I. H. Abd-El-Barr, Abdullah Al-Mutawa:
Cost-Analysis of 4-Valued Unary Functions Implemented Using Current-Mode CMOS Circuits. 215-220 - Hyeon Kyeong Seong, Jai Seok Choi, Boo Sik Shin, Heung-Soo Kim:
Implementation of Multiple-Valued Multiplier on GF(3m) Using Current Mode CMOS. 221-226 - Xunwei Wu, Xuanchang Zhou:
Novel ?-Type Resistor Network in D/A Converter Based on Multiple-Valued Logic. 227-232
Session 8b: Decision Diagrams and Test
- Harald Sack
Mod-p Decision Diagrams: A Data Structure for Multiple-Valued Functions. 233-238 - Frank Schmiedle, Wolfgang Günther, Rolf Drechsler:
Dynamic Re-Encoding During MDD Minimization. 239-244 - Naotake Kamiura, Yutaka Hata, Nobuyuki Matsui:
Controllability/Observability Measures for Multiple-Valued Test Generation Based on D-Algorithm. 245-252
Session 9a: Evolutionary and Information Theory Approaches
- Tadeusz Luba, Claudio Moraga, Svetlana N. Yanushkevich
Evolutionary Multi-Level Network Synthesis in Given Design Style. 253-258 - Takahiro Hozumi, Osamu Kakusho, Kazuharu Yamato:
An Evolutionary Computing Approach to Multilevel Logic Synthesis Using Various Logic Operations. 259-264 - Svetlana N. Yanushkevich
Information Theoretic Approach to Minimization of Polynomial Expressions over GF(4). 265-272
Session 9b: Image and Language Processing
- Yutaka Hata, Syoji Kobashi, Naotake Kamiura, Yuri T. Kitamura, Toshio Yanagida:
On an Architecture of Medical Image Registration System Based on Multiple-Valued Logic. 273-278 - Bogdan J. Falkowski, Lip-San Lim:
Gray Scale Image Compression Based on Multiple-Valued Input Binary Functions, Walsh and Reed-Muller Spectra. 279-284 - David Rine, Raiek Alnakari:
A Four-Valued Logic B(4) of E(9) for Modeling Human Communication. 285-292
Session 10: Invited Address
- Ivo Düntsch
Structures with Many-Valued Information and Their Relational Proof Theory. 293-304
Session 11a: Circuits II
- Tetsuya Uemura, Toshio Baba:
Demonstration of a Novel Multiple-Valued T-Gate Using Multiple-Junction Surface Tunnel Transistors and Its Application to Three-Valued Data Flip-Flop. 305-310 - Gi-Noung Byun, Chol-U Lee, Seung-Yong Park, Heung-Soo Kim:
A Study on the Ternary Parallel Circuit Design with DCG Properties Based on the Matrix Equation. 311-316 - Takao Waho, Kazufumi Hattori, Kouji Honda:
Novel Resonant-Tunneling Multiple-Threshold Logic Circuit Based on Switching Sequence Detection. 317-322 - Alejandro F. González, Mayukh Bhattacharya, Shriram Kulkarni, Pinaki Mazumder:
Standard CMOS Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative Differential-Resistance Devices. 323-330
Session 11b: Theorem-Proving and Applications
- Bernhard Beckert, Reiner Hähnle, Felip Manyà:
The 2-SAT Problem of Regular Signed CNF Formulas. 331-336 - Harald Ganzinger, Viorica Sofronie-Stokkermans:
Chaining Techniques for Automated Theorem Proving in Many-Valued Logics. 337-344 - Takafumi Aoki, Kimihiko Nakazawa, Tatsuo Higuchi:
High-Radix Parallel VLSI Dividers without Using Quotient Digit Selection Tables. 345-354
Session 12: Invited Address
- Marwan A. Jabri, Ki-Young Park, Soo-Young Lee, Terrence J. Sejnowski:
Properties of Independent Components of Self-Motion Optical Flow. 355-366
Session 13: Panel Discussion
Session 14: Invited Address
- M. Bauer, R. Alexis, Greg Atwood, B. Baltar, Al Fazio, K. Frary, M. Hensel, M. Ishac, Johnny Javanifard, M. Landgraf, D. Leak, Kim Loe, Duane Mills, P. Ruby, Rod Rozman, S. Sweha, Sanjay Talreja, K. Wojciechowski:
A Multilevel-Cell 32MB Flash Memory. 367-370
Session 15a: Circuits III
- Dan Olson, K. Wayne Current:
Hardware Implementation of "Supplementary Symmetrical Logic Circuit Structure" Concepts. 371-376 - K. Wayne Current:
Design of a Quaternary Latch Circuit Using a Binary CMOS RS Latch. 377-381 - Takahiro Hanyu, Tsukasa Ike, Michitaka Kameyama:
Low-Power Dual-Rail Multiple-Valued Current-Mode Logic Circuit Using Multiple Input-Signal Levels. 382-390
Session 15b: Clones and Asynchronous Machines
- Masahiro Miyakawa, Ivo G. Rosenberg:
Rigidity Problem of Autodual Clones. 391-395 - Lucien Haddad, Hajime Machida, Ivo G. Rosenberg:
On the Intersection of Maximal Partial Clones and the Join of Minimal Partial Clones. 396-401 - Yasunori Nagata, D. Michael Miller, Masao Mukaidono:
Logic Synthesis of Controllers for B-Ternary Asynchronous Systems. 402-410
Session 16: Invited Address
- Yasuo Takahashi, Akira Fujiwara, Yukinori Ono, Katsumi Murase:
Silicon Single-Electron Devices and Their Applications. 411-422
Session 17a: Arithmetics and Systems
- Takahiro Hanyu, Hiromitsu Kimura, Michitaka Kameyama:
DRAM-Cell-Based Multiple-Valued Logic-in-Memory VLSI with Charge Addition and Charge Storage. 423-429 - Yasushi Yuminaka, Osamu Katoh, Yoshisat Sasaki, Takafumi Aoki, Tatsuo Higuchi:
An Efficient Data Transmission Technique for VLSI Systems Based on Multiple-Valued Code-Division Multiple Access. 430-437 - Shunichi Kaeriyama, Takahiro Hanyu, Michitaka Kameyama:
Arithmetic-Oriented Multiple-Valued Logic-in-Memory VLSI Based on Current-Mode Logic. 438-446
Session 17b: Verification and Power Estimation
- Mitchell A. Thornton, Rolf Drechsler, Wolfgang Günther:
A Method for Approximate Equivalence Checking. 447-452 - Xunwei Wu, Massoud Pedram:
Propagation Algorithm of Behavior Probability in Power Estimation Based on Multiple-Valued Logic. 453-459 - Elena Dubrova, Harald Sack
Probabilistic Verification of Multiple-Valued Functions. 460-466
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-03 23:15 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: