default search action
34th DCIS 2019: Bilbao, Spain
- XXXIV Conference on Design of Circuits and Integrated Systems, DCIS 2019, Bilbao, Spain, November 20-22, 2019. IEEE 2019, ISBN 978-1-7281-5458-9
- Arnau Salas Barenys
, Neus Vidal, José María López-Villegas:
3D Printed 5-Order Butterworth Passive Filter with Conical Inductors for RF Broadband Applications. 1-5 - Valentin Gutierrez
SET sensitivity evaluation, a comparison before and after layout. 1-6 - Raúl Guerra, Pablo Horstrand, Aythami Rodríguez, María Díaz, Alejandro Morales, Adán Jiménez, Sebastián López, José Francisco López:
Optimal UAV movement control for farming area scanning using hyperspectral pushbroom sensors. 1-6 - Shu-Han Hsu, Kexin Yang, Linda Milor
Reliability and Accelerated Testing of 14nm FinFET Ring Oscillators. 1-7 - Jaime Sancho Aragón
Characterizing Hyperspectral Data Layouts: Performance and Energy Efficiency in Embedded GPUs for PCA-based Dimensionality Reduction. 1-6 - Sergio Ávalos-Legaz, Pablo Ituero:
Time-Domain Coding for Resource-Efficient Deep Neural Networks. 1-5 - Urko Nieto, David del Rio, Iñaki Gurutzeaga, Héctor Solar, Roc Berenguer:
Design considerations and architectures for 250 GHz LNAs in SiGe technology. 1-6 - Alejandro Morán
Self-Organizing Maps hybrid Implementation Based on Stochastic Computing. 1-6 - Antonio Lopez-Angulo, Antonio J. Ginés, Eduardo J. Peralías, Adoración Rueda:
Mismatch and Offset Calibration in Redundant SAR ADC. 1-5 - Davide Piumatti, Stefano Borlo, Fabio Mandrile
Assessing the Effectiveness of the Test of Power Devices at the Board Level. 1-6 - Héctor Posadas, Eugenio Villar, Manuel Sanchez-Renedo:
Accelerating Host-Compiled Simulation by Modifying IR Code: Industrial application in the spatial domain. 1-6 - Soledad Escolar
The PLATINO Experience: A LoRa-based Network of Energy-Harvesting Devices for Smart Farming. 1-6 - Jose Angel Miranda, Manuel Felipe Canabal, José Manuel Lanza-Gutiérrez, Marta Portela-García, Celia López-Ongil
Toward Fear Detection using Affect Recognition. 1-4 - Cristian Wisultschew, Andrés Otero
Artificial Vision on Edge IoT Devices: A Practical Case for 3D Data Classification. 1-7 - Luís Parrilla Roure, Ahmed Mohamed Bellemou, Antonio García, Encarnación Castillo
Efficient Elliptic Curve Cryptoprocessor for enabling TLS protocol in low-cost reconfigurable SoCs. 1-5 - Carlos Cuadrado
Fast and efficient FPGA prototype system for embedded control algorithms in electric traction. 1-7 - Himar Fabelo
Dermatologic Hyperspectral Imaging System for Skin Cancer Diagnosis Assistance. 1-6 - Javier Cereijo García
Hardware Implementation of Statecharts for FPGA-based Control in Scientific Facilities. 1-6 - Raquel León
Deep Packet Inspection Through Virtual Platforms using System-On-Chip FPGAs. 1-6 - Enrique Rando, Pablo Pérez
A plethysmographic sensor for monitoring volume changes in cardiovascular pathologies. 1-6 - Sergio Moreno
A 28 μW timing circuit for a 60 μm2 HV-CMOS pixel. 1-6 - Pablo Horstrand, Raúl Guerra, María Díaz, Alejandro Morales, Adán Jiménez, Sebastián López, José Francisco López:
A spectral imaging system for precision agriculture: From its inception till a pre-commercial prototype. 1-6 - Aranzazu Fernandez-Alvarez, Marta Portela-García, Mario García-Valderas, Celia López-Ongil
Assessing SET Sensitivity of Mixed-Signal Circuits at Early Design Stages. 1-6 - Xavier Aragonès, Alex Alvarez, Juan Pablo Rovayo, Josep Altet, Diego Mateo
Design of ULV ULP LNAs Exploiting FBB in FDSOI 28nm Technology. 1-6 - David del Rio
Design of Integrated Control Circuits for mm-Wave Phased Arrays in 55-nm BiCMOS. 1-5 - Anant Rungta, Josep Altet, Enrique Barajas
On the Use of Built-In Temperature Sensors to Monitor Aging in RF Circuits. 1-6 - Asghar Bahramali, Marisa López-Vallejo
A 365mV, 13nW CMOS-only energy harvested reference voltage for RFID applications in 40nm technology. 1-6 - José M. Leitão, Ricardo Chaves
Applying Model Checking in the Verification of a Clock Masking Unit. 1-5 - Josu Catalina, Andoni Beriain
Review of Bandgap Voltage Reference Architectures for Long-Range Passive RFID Applications. 1-5 - Manuel J. Abaldea, Jesús Barba, Julián Caba
Aerial-Ground Collaborative Pathfinding with HLSTL using FPGAs. 1-6 - V. Díez-Acereda
Power Amplifiers Load Modulation Techniques for 5G in GaN-on-Si Techonology. 1-5 - José Machado da Silva
An Alternative SNR Computation Method for ADC Testing. 1-6 - Leidy Mabel Alvero-Gonzalez
Resolution Enhancement of VCO-based ADCs by Passive Interpolation and Phase Injection. 1-5 - Ángel Álvarez
Design Space Exploration in Heterogeneous Platforms Using OpenMP. 1-6 - Rodrigo Marino, Sergio Quintero, José Manuel Lanza-Gutiérrez, Teresa Riesgo, Miguel Holgado
Hardware Accelerator for Ethanol Detection in Water Media based on Machine Learning Techniques. 1-6 - Abdel Alheyasat, Gabriel Torrens
Weak and Strong SRAM cells analysis in embedded memories for PUF applications. 1-6 - Mariem Turki, Davide Bertozzi:
An Interconnect-Centric Approach to the Flexible Partitioning and Isolation of Many-Core Accelerators for Fog Computing. 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-13 18:59 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: