Why partial design verification works better than it should
Author: 
Jacob SavirAuthors Info & Claims
Abstract
The problem of verifying the correctness of a combinatorial design is known to be NP complete. Nevertheless, most products reaching the consumer are functionally correct. This paper attempts to explain this phenomenon by sizing the effort of going through less than perfect design verification process and explaining why many design errors are relatively easily caught.
References
[1]
Ruey-sing Wey, and Alberto L. Sangiovanni- Vincentelli, "PPROTEUS: A logic verification system for combinational circuits," Proc. 1986 Int. Test Conf., pp. 350-359, Sept. 1986.
[2]
Roth, J.P., Computer logic, tes_t!ng, an__d verification, Computer Science Press, 1980.
[3]
Roth, J.P., "VERIFY: An algorithm to verify a computer design," IBM Tech. Disc. Bulletin 15, 2646-2648(1973).
[4]
Roth, J.P., "Hardware verification," IEEE Trans. Comput., Vol. C-26, pp. 1292-1294, Dec. 1977.
[5]
Smith, G.L., Bahnsen, R.J., and H. Halliwell, "Boolean comparison of hardware and flowcharts," IBM J. Res. Develop., Vol. 26, pp. 106-116, Jan. 1982.
[6]
Jacobs, H., "Verification of a secondgeneration 32-bit microprocessor," Computer, pp. 64-?0, April 1986.
[7]
Newton, A.R., and Alberto L. Sangiovanni- Vincentelli, "Computer-aided design, for VLSI circuits," Computer, pp. 38-60, April, 1986.
[8]
McCluskey, E.J., "Verification testing- a pseudoexhaustive test technique," IEEE Trans. Comput., Vol. C-33, pp.541-546, June 1984.
[9]
Wilks, S.S., Mathematical statistics, John Wiley & Sons, 1963.
[10]
Knuth, D.E., The art of computer ~rogrammi ng, Vol. I, Second edi ti on, Addison-Wesley, 1975.
[11]
Savir J., and P.H. Bardell, "On random pattern test length," IEEE Trans. Comput., Vol. C-33, pp. 467-474, June, 1984.
Index Terms
- Why partial design verification works better than it should
Recommendations
Verification approach of metropolis design framework for embedded systems
In this paper, we focus on the verification approach of Metropolis, an integrated design framework for heterogeneous embedded systems. The verification approach is based on the formal properties specified in Linear Temporal Logic (LTL) or Logic of ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE: Institute of Electrical and Electronics Engineers
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Published: 01 June 1988
Check for updates
Qualifiers
- Article
Conference
DAC88
Sponsor:
- SIGDA
- IEEE
Acceptance Rates
DAC '88 Paper Acceptance Rate 125 of 400 submissions, 31%;
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 130Total Downloads
- Downloads (Last 12 months)26
- Downloads (Last 6 weeks)5
Reflects downloads up to 16 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in