Article

Free access

Multi-pads, single layer power net routing in VLSI circuits

Author:

H. CaiAuthors Info & Claims

DAC '88: Proceedings of the 25th ACM/IEEE Design Automation Conference

Pages 183 - 188

Published: 01 June 1988 Publication History

PDF eReader

Abstract

An algorithm is presented for obtaining a planar routing of two power nets in building-block layout. In contrast to other works, more than one pad for each of the power nets is allowed. First, conditions are established to guarantee a planar routing. The algorithm consists of three parts, a top-down terminal clustering, a bottom-up topological path routing and a wire width calculation procedure. Because of the hierarchical nature of the algorithm, it is inherently fast.

References

[1]

S. Chowdhury, "An Automated Design of Minimum-Area IC Power/Ground Nets," Proc. 2~h DAC, pp. 223-229(1987).

Digital Library

Google Scholar

[2]

S. Haruyama and D. Fussell, "A New Area- Efficient Power Routing Algorithm for VI.SI Layout," Proc. ICCAD, pp. 38-41 (1987).

Google Scholar

[3]

M. Lie and C. S. Horng, "A Bus Router for IC Layout," Proc. 19th Design Automation Conference, pp. 129-132 (1982).

Digital Library

Google Scholar

[4]

A. S. Moulton, "Laying the Power and Ground Wires on a VLSI Chip," Proc. 20Ih DAC, pp. 754-755 (1983).

Digital Library

Google Scholar

[5]

H.J. Rothermel and D. A. M1ynski, "Computation of Power Supply Nets in VLSI Layout," Proc. 18th DAC, pp. 37-42 (1981).

Digital Library

Google Scholar

[6]

D. W. Russell, "Hierarchical Routing of Single Layer Metal Trees in Compiled VLSI," Proc. ICCAD, pp. 270-272 (1985).

Google Scholar

[7]

Z.A. Syed and A, }~. Gamal, "Single Layer Routing of Power and Ground Networks in integrated Circuits," .L of Digital Systems 6(I) pp. 53-63 (1982).

Google Scholar

[8]

X. M. Xlong and E. S. Kuh, "The Scan Line Approach to Power and Ground Routing," Proc. ICCAD, pp. 6-9 (1986).

Google Scholar

Cited By

View all

Singh JSapatnekar SGroeneveld PScheffer L(2005)A fast algorithm for power grid designProceedings of the 2005 international symposium on Physical design10.1145/1055137.1055153(70-77)Online publication date: 3-Apr-2005
https://dl.acm.org/doi/10.1145/1055137.1055153
Wang TTsai JChen C(2004)Thermal and Power Integrity Based Power/Ground Networks OptimizationProceedings of the conference on Design, automation and test in Europe - Volume 210.5555/968879.969157Online publication date: 16-Feb-2004
https://dl.acm.org/doi/10.5555/968879.969157
Singh JSapatnekar SAlpert, CGroeneveld P(2004)Topology optimization of structured power/ground networksProceedings of the 2004 international symposium on Physical design10.1145/981066.981093(116-123)Online publication date: 18-Apr-2004
https://dl.acm.org/doi/10.1145/981066.981093
Show More Cited By

Index Terms

Multi-pads, single layer power net routing in VLSI circuits
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
      1. Placement
      2. Wire routing
  2. Very large scale integration design
2. Mathematics of computing
  1. Mathematical software

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '88: Proceedings of the 25th ACM/IEEE Design Automation Conference

June 1988

730 pages

ISBN:0818688645

Chairmen:
Dennis W. Shaklee
AT&T/ISL, Denver, CO
,
A. Richard Newton
Univ. of California, Berkeley

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 June 1988

Check for updates

Qualifiers

Article

Conference

DAC88

Sponsor:

SIGDA
IEEE

DAC88: Design Automation Conference

June 12 - 15, 1988

New Jersey, Atlantic City, USA

Acceptance Rates

DAC '88 Paper Acceptance Rate 125 of 400 submissions, 31%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
253
Total Downloads

Downloads (Last 12 months)14
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Singh JSapatnekar SGroeneveld PScheffer L(2005)A fast algorithm for power grid designProceedings of the 2005 international symposium on Physical design10.1145/1055137.1055153(70-77)Online publication date: 3-Apr-2005
https://dl.acm.org/doi/10.1145/1055137.1055153
Wang TTsai JChen C(2004)Thermal and Power Integrity Based Power/Ground Networks OptimizationProceedings of the conference on Design, automation and test in Europe - Volume 210.5555/968879.969157Online publication date: 16-Feb-2004
https://dl.acm.org/doi/10.5555/968879.969157
Singh JSapatnekar SAlpert, CGroeneveld P(2004)Topology optimization of structured power/ground networksProceedings of the 2004 international symposium on Physical design10.1145/981066.981093(116-123)Online publication date: 18-Apr-2004
https://dl.acm.org/doi/10.1145/981066.981093
Oh JPedram MChawla BBryant RRabaey J(1998)Multi-pad power/ground network design for uniform distribution of ground bounceProceedings of the 35th annual Design Automation Conference10.1145/277044.277128(287-290)Online publication date: 1-May-1998
https://dl.acm.org/doi/10.1145/277044.277128

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Incremental routing algorithms for fpgas and vlsi circuits

Detailed routing algorithms for vlsi circuits

Single-layer routing in high performance VLSI layout design