CELTIC - solving the problems of LSI design with an integrated polycell DA system
Abstract
References
Index Terms
- CELTIC - solving the problems of LSI design with an integrated polycell DA system
Recommendations
A Layout System for the Random Logic Portion of an MOS LSI Chip
The random logic portion of an MOS LSI chip intended mainly for a calculator is constructed of an array of MOS complex gates, each composed of an MOS ratioless circuit with a multiphase clocking system, and occupies ordinarily a considerable part of ...
Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor
Self-checking approaches developed so far deal with a gate level representation of logical circuits. They do not account for constraints which may result from an implementation by integrated circuits. This paper is concerned with such practical problems ...
An integrated computer-aided design system for custom LSI circuits
An integrated computer aided design system for the design, layout and layout verification of integrated circuits is described. The imagery required for photofabrication of an integrated circuit is created by computer from a place and interconnect data ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Check for updates
Qualifiers
- Article
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 138Total Downloads
- Downloads (Last 12 months)30
- Downloads (Last 6 weeks)4
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in