Statistical estimation of delay fault detectabilities and fault grading
Abstract
- Statistical estimation of delay fault detectabilities and fault grading
Recommendations
Statistical path delay fault coverage estimation for synchronous sequential circuits
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile CommunicationWe present the first technique to statistically estimate path delay-fault coverage for synchronous sequential circuits. We perform fault-free simulation using a multi-valued algebra and accumulate signal statistics, which we use to calculate path delay-...
Generation of tenacious tests for small gate delay faults in combinational circuits
ATS '95: Proceedings of the 4th Asian Test SymposiumIn this paper, we present a test for small gate delay faults in combinational circuits, called a tenacious test and describe a method for generating tenacious tests. We consider a single gate delay fault in a circuit on the assumption of that each gate ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0