Priority driven channel pin assignment
Abstract
Recommendations
Computing area and wire length efficient routes for channels
VLSID '95: Proceedings of the 8th International Conference on VLSI DesignThe first stage in channel routing is that of computing a routing solution S, for a given channel with as few tracks as possible. We consider a second stage in which it is desirable to reduce the total wire length without increasing area of routing. In ...
Channel routing in Manhattan-diagonal model
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile CommunicationThis paper presents a new technique of channel routing based on the Manhattan-Diagonal (MD) model. The layout grid is assumed to consist of two layers with tracks in horizontal, vertical and /spl plusmn/45/spl deg/ directions. First, we consider the non-...
Optimizing wiring space in slicing floorplans
GLSVLSI '95: Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)This paper addresses the problem of minimizing wiring space in an existing slicing floorplan. Wiring space is measured in terms of net density, and the existing floorplan is adjusted only by interchanging sibling rectangles and by mirroring circuit ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0