Cited By
View all- Li ZLu XQiu WShi WWalker D(2003)A circuit level fault model for resistive bridgesACM Transactions on Design Automation of Electronic Systems10.1145/944027.9440368:4(546-559)Online publication date: 1-Oct-2003
Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs
Pages 531 - 536
Abstract
This paper presents a new bridge fault model that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it satisfies a prescribed set of bridge fault model criteria better than existing approaches. The new model computes exact bridged node voltages and propagation delay times with due attention to surrounding circuit elements. This is significant since, with the exception of full analog simulation, no other technique attempts to model the delay effects of bridge defects. Yet, compared to these analog simulations, the new approach is orders of magnitude faster and achieves reasonable accuracy; computing bridged node voltages with an average error near 0.006 volts and propagation delay times with an average error near 14 ps.
References
[1]
J.M. Acken and S.D. Millman, "Fault model evolution for diagnosis: accuracy vs. precision," Proc. IEEE Custom Integrated Circuits Conference, 1992, pp. 13.4.1-13.4.4.
[2]
M. Calha, M. Santos, F. Goncalves, and J.P. Teixeira, "Back annotation of physical defects into gate-level, realistic faults in digital ICs," Proc. Int'l Test Conf., 1994, pp. 720-728.
[3]
F.J. Ferguson and T. Larrabee, "Test pattern generation for realistic bridge fault models in CMOS ICs," Proc. Int'l Test Conference, IEEE, 1991, pp. 492-499.
[4]
F.J. Ferguson and J.P Shen, "A CMOS fault extractor for inductive fault analysis," IEEE Trans. Computer-Aided Design, Vol. 7, No. 11, Nov. 1988, pp. 1181-1194.
[5]
K. Hornik, M. Stinchcombe, and H. White, "Multilayer feedforward networks are universal approximators," Neural Networks, 2:5, 1989, pp. 359-356.
[6]
E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, "Fault Injection into VHDL Models: The MEFISTO Tool," Proc. 24th Int'l Symposium Fault-Tolerant Computing, IEEE, 1994, pp.66-75.
[7]
T. Masters, Practical Neural Network Recipes in C++, Academic Press, Inc., San Diego, CA, 1993, 493 pp. ISBN 0-12-479040-2.
[8]
S.D. Millman and J.M. Acken, "Special applications of the voting model for bridging faults," IEEE Journal of Solid-State Circuits, Vol. 29, No. 3, Mar. 1994, pp. 263-270.
[9]
M. Renovell, P. Huc, and Y. Bertrand, "CMOS bridging fault modeling," Proc. 12th IEEE VLSITest Symposium, Cherry Hill, New Jersey, Apr. 1994, pp. 393-397.
[10]
R. Rodriguez-Montanes, J.A. Segura, V.H. Champac, J. Figueras, J.A. Rubio, "Current vs. Logic Testing of Gate Oxide Short, Floating Gate and Bridging Failures in CMOS," Proc. Int'l Test Conference, IEEE, 1991, pp. 510-519.
[11]
D. Rumelhart and J. McClelland, Parallel Distributed Processing, MIT Press, Cambridge, Massachusetts, 1986.
[12]
J.J.T. Sousa, F.M. Gonçalves, and J.P. Teixeira, "IC defects-based testability analysis," Proc. Int'l Test Conference, IEEE, 1991, pp. 500-509.
[13]
H. Vierhaus, W. Meyer, and U. Glaser, "CMOS bridges and resistive transistor faults: IDDQ versus delay effects," Proc. Int'l Test Conference, IEEE, 1993, pp. 83-91.
Index Terms
- Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs
Recommendations
IC bridge fault modeling for IP blocks using neural network-based VHDL saboteurs
This paper presents a new bridge fault model, suitable for IP blocks, that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it ...
A Fault Injection Technique for VHDL Behavioral-Level Models
Fault injection is an important technique for the evaluation of design metrics such as reliability, safety, and fault coverage. Fault injection involves inserting faults into a system and monitoring the system to determine its behavior in response to ...
Fault Modeling and Simulation Using VHDL-AMS
Special issue: Analog VHDLFault simulation is an accepted part of the test generation procedure for digital circuits. With complex analog and mixed-signal integrated circuits, such techniques must now be extended. Analog simulation is slow and fault simulation can be prohibitively ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE Circuits & Systems Society
- The IEEE Computer Society DATC
Publisher
IEEE Press
Publication History
Published: 04 November 2001
Check for updates
Author Tags
Qualifiers
- Article
Conference
ICCAD01
Sponsor:
Acceptance Rates
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 231Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 01 Jan 2025
Other Metrics
Citations
Cited By
View all- Li ZLu XQiu WShi WWalker D(2003)A circuit level fault model for resistive bridgesACM Transactions on Design Automation of Electronic Systems10.1145/944027.9440368:4(546-559)Online publication date: 1-Oct-2003
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in