[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/603095.603126acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
Article

Area minimization of power distribution network using efficient nonlinear programming techniques

Published: 04 November 2001 Publication History

Abstract

This paper deals with area minimization of power distribution network for VLSIs. A new algorithm based on efficient nonlinear programming techniques is presented to solve this problem. The experiment results prove that this algorithm has achieved the objects that minimize the area of power/ground networks with higher speed.

References

[1]
S. Chowdhury and M. A. Breuer, "Minimal area design of power/ground nets having graph topologies," IEEE Trans. on Circuits and Systems, pp. 1441~1451, December. 1987.
[2]
S. Chowdhry and M. A. Breuer, "Optimization Design of Reliable IC Power Networks Having General Graph Topologies," Proc. 26th DA Conf., pp. 787~790, 1989.
[3]
S. W. Director and R. A. Roher, "A Generalized Adjoint Network and Network Sensitivities," IEEE Trans. on Circuits and Systems, Vol. CT-16, pp. 318~323, August. 1969.
[4]
K-H. Erhard, F. M. Johannes and R. Dachauer. "Topology Optimization Techniques for Power/Ground Networks in VLSI," Proc. European Design Automation Conference, pp. 362~367, 1992.
[5]
R. Fletcher, "Practical Method of Optimization," Vol.2, New York: Wiley, 1981.
[6]
Gene H. Golub and Charles F. Van Loan, "Matrix Computations," Johns Hopkins University Press, 1983
[7]
F. M. D'Heurle, "Electromigration and failure in electronics: An introduction," Proc. IEEE, vol. 59, pp. 1409~1418, Oct. 1971.
[8]
Mitsuhashi T. & Kuh E. S, "Power and Ground Network Topology Optimization for Cell Based VLSIs", proceedings of 29th ACM/IEEE Design Automation Conference, pp. 524~529, 1992.
[9]
Xiang-Dong Tan, C.-J. Richard Shi, Dragos Lungeanu, Jyh-Chwen Lee and Li-Pen Yuan, "Reliability-Constrained Area Optimization of VLSI Power/Ground Networks Via Sequence of Linear Programmings", DAC 99 New Orleans, Louisiana, pp. 78-83, 1999.
[10]
WU Xiao-hai, QIAO Chang-ge, YIN Li, HONG Xian-long, "Design and Optimization of Power/Ground Network for BBL-Based VLSIs", August 2000, Acta Electronica Sinica.
[11]
Xiaohai Wu, Li Yin, Xianlong Hong, "A Power and Ground Network Solver with the Method of Incomplete Cholesky decomposition Conjugate Gradien", March 2000, Chinese Journal of Semiconductors.
[12]
G. Zoutendijk, "Methods of Feasible Directions," Amsterdam, The Netherlands: Elsevier, 1960.

Cited By

View all
  • (2013)Effective power network prototyping via statistical-based clustering and sequential linear programmingProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485690(1701-1706)Online publication date: 18-Mar-2013
  • (2013)Smart non-default routing for clock power reductionProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488846(1-7)Online publication date: 29-May-2013
  • (2008)Vertical via design techniques for multi-layered P/G networksProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356953(623-628)Online publication date: 21-Jan-2008
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '01: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
November 2001
656 pages
ISBN:0780372492
  • Conference Chair:
  • Rolf Ernst

Sponsors

Publisher

IEEE Press

Publication History

Published: 04 November 2001

Check for updates

Qualifiers

  • Article

Conference

ICCAD01
Sponsor:
ICCAD01: International Conference on Computer Aided Design
November 4 - 8, 2001
California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 01 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2013)Effective power network prototyping via statistical-based clustering and sequential linear programmingProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485690(1701-1706)Online publication date: 18-Mar-2013
  • (2013)Smart non-default routing for clock power reductionProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488846(1-7)Online publication date: 29-May-2013
  • (2008)Vertical via design techniques for multi-layered P/G networksProceedings of the 2008 Asia and South Pacific Design Automation Conference10.5555/1356802.1356953(623-628)Online publication date: 21-Jan-2008
  • (2008)Large scale P/G grid transient simulation using hierarchical relaxed approachIntegration, the VLSI Journal10.1016/j.vlsi.2007.04.00341:1(153-160)Online publication date: 1-Jan-2008
  • (2005)SPIDERProceedings of the 2005 IEEE/ACM International conference on Computer-aided design10.5555/1129601.1129609(33-38)Online publication date: 31-May-2005
  • (2005)VLSI on-chip power/ground network optimization considering decap leakage currentsProceedings of the 2005 Asia and South Pacific Design Automation Conference10.1145/1120725.1121005(735-738)Online publication date: 18-Jan-2005
  • (2005)A fast algorithm for power grid designProceedings of the 2005 international symposium on Physical design10.1145/1055137.1055153(70-77)Online publication date: 3-Apr-2005
  • (2004)A fast decoupling capacitor budgeting algorithm for robust on-chip power deliveryProceedings of the 2004 Asia and South Pacific Design Automation Conference10.5555/1015090.1015216(505-510)Online publication date: 27-Jan-2004
  • (2004)Optimal planning for mesh-based power distributionProceedings of the 2004 Asia and South Pacific Design Automation Conference10.5555/1015090.1015201(444-449)Online publication date: 27-Jan-2004
  • (2004)Optimal placement of power supply pads and pinsProceedings of the 41st annual Design Automation Conference10.1145/996566.996615(165-170)Online publication date: 7-Jun-2004
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media