[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/3199700.3199787acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Dynamic partitioning to mitigate stuck-at faults in emerging memories

Published: 13 November 2017 Publication History

Abstract

Emerging non-volatile memories have many advantages over conventional memory. Unfortunately, many are susceptible to write endurance challenges, resulting in stuck-at faults. Existing mitigation methods statically partition and invert data within a block containing such faults (partition-and-flip) to ensure data is written to match stuck-at cells such that they may remain in service. Unfortunately, these schemes have limited fault tolerance capabilities and require the assumption that their auxiliary bits are fault free. We propose a dynamic partitioning scheme that improves the number of tolerated stuck-at faults and simultaneously protects auxiliary bits. Dynamic partitioning can significantly improve the fault tolerance over existing static partitioning approaches with an equal number of auxiliary bits. Moreover, it can often still improve fault tolerance while reducing the number of auxiliary bits. Compared to flip-N-write and Aegis, a leading mitigation scheme, dynamic partitioning can achieve 7-72% and 5-53X lower write error rates, respectively, for the same capacity overhead with a stuck-at-fault rate of 10−3.

References

[1]
K. Kim, "Technology for sub-50nm DRAM and NAND flash manufacturing," Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, pp. 323--326, IEEE, 2005.
[2]
S. Li, P. Wang, N. Xiao, G. Sun, and F. Liu, "SPMS: Strand based persistent memory system," DATE, pp. 622--625, IEEE, 2017.
[3]
O. Zilberberg, S. Weiss, and S. Toledo, "Phase-change memory: An architectural perspective," ACM Computing Surveys (CSUR), Vol. 45, No. 3, No. 3, p. 29, 2013.
[4]
C. J. Xue, G. Sun, Y. Zhang, J. J. Yang, Y. Chen, and H. Li, "Emerging non-volatile memories: opportunities and challenges," CODES+ISSS, pp. 325--334, IEEE, 2011.
[5]
H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, "Phase change memory," Proceedings of the IEEE, Vol. 98, No. 12, No. 12, pp. 2201--2227, 2010.
[6]
H. Zhang, N. Xiao, F. Liu, and Z. Chen, "Leader: Accelerating ReRAM-based main memory by leveraging access latency discrepancy in crossbar arrays," DATE, pp. 756--761, 2016.
[7]
S. Cho and H. Lee, "Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance," MICRO, pp. 347--357, IEEE, 2009.
[8]
N. H. Seong, D. H. Woo, V. Srinivasan, J. A. Rivers, and H.-H. S. Lee, "SAFER: Stuck-at-fault error recovery for memories," MICRO, pp. 115--124, 2010.
[9]
J. Fan, S. Jiang, J. Shu, Y. Zhang, and W. Zhen, "Aegis: Partitioning data block for efficient recovery of stuck-at-faults in phase change memory," MICRO, pp. 433--444, 2013.
[10]
R. W. Hamming, "Error detecting and error correcting codes," Bell Labs Technical Journal, Vol. 29, No. 2, No. 2, pp. 147--160, 1950.
[11]
A. N. Jacobvitz, R. Calderbank, and D. J. Sorin, "Coset coding to extend the lifetime of memory," HPCA, pp. 222--233, IEEE, 2013.
[12]
S. M. Seyedzadeh, R. Maddah, D. Kline, A. K. Jones, and R. Melhem, "Improving bit flip reduction for biased and random data," IEEE Transactions on Computers, Vol. 65, pp. 3345--3356, 2016.
[13]
S. Schechter, G. H. Loh, K. Strauss, and D. Burger, "Use ECP, not ECC, for hard failures in resistive memories," ACM SIGARCH Computer Architecture News, Vol. 38, pp. 141--152, ACM, 2010.
[14]
P. J. Nair, D.-H. Kim, and M. K. Qureshi, "ArchShield: Architectural framework for assisting DRAM scaling by tolerating high error rates," ACM SIGARCH Computer Architecture News, Vol. 41, pp. 72--83, ACM, 2013.
[15]
R. Melhem, R. Maddah, and S. Cho, "RDIS: A Recursively Defined Invertible Set Scheme to Tolerate Multiple Stuck-at Faults in Resistive Memory," DSN, pp. 1--12, 2012.
[16]
C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," Acm sigplan notices, Vol. 40, pp. 190--200, ACM, 2005.
[17]
Z. Al-Ars, DRAM fault analysis and test generation. TU Delft, Delft University of Technology, 2005.
[18]
T. Yuan, S. Z. Ramadan, and S. J. Bae, "Yield prediction for integrated circuits manufacturing through hierarchical Bayesian modeling of spatial defects," Transactions on Reliability 2011.
[19]
J. E. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. R. Davis, P. D. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, et al., "FreePDK: An open-source variation-aware design kit," MSE, pp. 173--174, 2007.

Cited By

View all
  • (2021)HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting CodesMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480061(623-640)Online publication date: 18-Oct-2021

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '17: Proceedings of the 36th International Conference on Computer-Aided Design
November 2017
1077 pages

Sponsors

In-Cooperation

  • IEEE-EDS: Electronic Devices Society

Publisher

IEEE Press

Publication History

Published: 13 November 2017

Check for updates

Author Tags

  1. dynamic partitioninemerging memories
  2. dynamic partitioning
  3. emerging memories
  4. stuck-at faults

Qualifiers

  • Research-article

Conference

ICCAD '17
Sponsor:

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2021)HARP: Practically and Effectively Identifying Uncorrectable Errors in Memory Chips That Use On-Die Error-Correcting CodesMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480061(623-640)Online publication date: 18-Oct-2021

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media