More Web Proxy on the site http://driver.im/

research-article

Bus designs for time-probabilistic multicore processors

Authors:

Leonidas Kosmidis,

Eduardo Quiñones,

Francisco J. CazorlaAuthors Info & Claims

DATE '14: Proceedings of the conference on Design, Automation & Test in Europe

Article No.: 50, Pages 1 - 6

Published: 24 March 2014 Publication History

Abstract

Probabilistic Timing Analysis (PTA) reduces the amount of information needed to provide tight WCET estimates in real-time systems with respect to classic timing analysis. PTA imposes new requirements on hardware design that have been shown implementable for single-core architectures. However, no support has been proposed for multicores so far.

In this paper, we propose several probabilistically-analysable bus designs for multicore processors ranging from 4 cores connected with a single bus, to 16 cores deploying a hierarchical bus design. We derive analytical models of the probabilistic timing behaviour for the different bus designs, show their suitability for PTA and evaluate their hardware cost. Our results show that the proposed bus designs (i) fulfil PTA requirements, (ii) allow deriving WCET estimates with the same cost and complexity as in single-core processors, and (iii) provide higher guaranteed performance than single-core processors, 3.4x and 6.6x on average for an 8-core and a 16-core setup respectively.

References

[1]

SCC external architecture specification (EAS). In http://www.intel.es/content/dam/www/public/us/en/documents/technology-briefs/intel-labs-single-chip-cloud-architecture-brief.pdf. Revision 0.94.

[2]

Guidelines and methods for conducting the safety assessment process on civil airborne systems and equipment. ARP4761, 2001.

[3]

J. Abella et al. Measurement-based probabilistic timing analysis and i.i.d property. White Paper. 2013. http://www.proartis-project.eu/publications/MBPTA-white-paper.

[4]

Aeroflex Gaisler. Quad Core LEON4 SPARC V8 Processor - LEON4-NGMP-DRAFT - Data Sheet and Users Manual, 2011.

[5]

ARM Ltd. Cortex-A15 Processor. In http://www.arm.com/products/processors/cortex-a/cortex-a15.php.

[6]

S. Boslaugh and P. A. Watters. Statistics in a nutshell. O'Reilly Media, Inc., 2008.

Digital Library

[7]

J. V. Bradley. Distribution-Free Statistical Tests. Prentice-Hall, 1968.

[8]

F. J. Cazorla et al. Proartis: Probabilistically analysable real-time systems. ACM TECS, 2012.

Digital Library

[9]

L. Cucu et al. Measurement-based probabilistic timing analysis for multi-path programs. In ECRTS, 2012.

[10]

S. Edgar and A. Burns. Statistical analysis of WCET for scheduling. In the 22nd IEEE Real-Time Systems Symposium (RTSS01), 2001.

Digital Library

[11]

Aniruddha Udipi et al. Towards scalable, energy-efficient, bus-based on-chip networks. In HPCA, 2010.

[12]

R. Wilhelm et al. The worst-case execution time problem: overview of methods and survey of tools. Trans. on Embedded Computing Systems, 7(3):1--53, 2008.

Digital Library

[13]

http://www.arm.com. ARM Cortex-R4 processor manual.

[14]

J. Jalle, J. Abella, E. Quinones, L. Fossati, M. Zulianello, and F. J. Cazorla. Deconstructing bus access control policies for real-time multicores. In SIES, 2013.

[15]

R. Kalla, B. Sinharoy, W. J. Starke, and M. Floyd. POWER7: IBM's next-generation server processor. In IEEE Micro, 2010.

Digital Library

[16]

T. Kelter et al. Bus-aware multicore WCET analysis through TDMA offset bounds. In ECRTS, 2011.

Digital Library

[17]

L. Kosmidis, J. Abella, E. Quinones, and F. J. Cazorla. A cache design for probabilistically analysable real-time systems. In DATE, 2013.

Digital Library

[18]

L. Kosmidis, T. Vardanega, J. Abella, E. Quinones, and F. J. Cazorla. Applying measurement-based probabilistic timing analysis to buffer resources. In WCET workshop, 2013.

[19]

K. Lahiri, A. Raghunathan, and G. Lakshminarayana. LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs. DAC '01, pages 15--20, 2001.

Digital Library

[20]

MERASA. EU-FP7 Project: www.merasa.org, 2007-2010.

[21]

E. Musol. Hardware-based load balancing for massive multicore architectures implementing power gating. In IEEE TCAD, volume 29, 2010.

Digital Library

[22]

M. Paolieri, E. Quinones, F. J. Cazorla, and M. Valero. An Analyzable Memory Controller for Hard Real-Time CMPs. Embedded System Letters (ESL), 2009.

Digital Library

[23]

M. Paolieri et al. Hardware support for WCET analysis of hard real-time multicore systems. In ISCA, 2009.

Digital Library

[24]

Jason Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007.

[25]

J. Rosen et al. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In RTSS, 2007.

Digital Library

[26]

E. Salminen et al. Benchmarking mesh and hierarchical bus networks in system-on-chip context. J. Syst. Archit., 53(8), August 2007.

Digital Library

[27]

SoCLib. -, 2003-2012. http://www.soclib.fr/trac/dev.

[28]

http://www.gaisler.com/cms/index.php?option=com content&task=view&id=13&Itemid=53. Leon3 Processor. Areroflex Gaisler.

[29]

F. Wartel et al. Measurement-based probabilistic timing analysis: Lessons from an integrated-modular avionics case study. In SIES, 2013.

[30]

R. Wilhelm et al. Designing predictable multicore architectures for avionics and automotive systems. In RePP Workshop, 2009.

Cited By

Cazorla FKosmidis LMezzetti EHernandez CAbella JVardanega T(2019)Probabilistic Worst-Case Timing AnalysisACM Computing Surveys10.1145/330128352:1(1-35)Online publication date: 13-Feb-2019
https://dl.acm.org/doi/10.1145/3301283
Benedicte PAbella JHernandez CMezzetti ECazorla FShibuya T(2019)Towards limiting the impact of timing anomalies in complex real-time processorsProceedings of the 24th Asia and South Pacific Design Automation Conference10.1145/3287624.3287655(27-32)Online publication date: 21-Jan-2019
https://dl.acm.org/doi/10.1145/3287624.3287655
Slijepcevic MHernandez CAbella JCazorla F(2019)Time-Randomized Wormhole NoCs for Critical ApplicationsACM Journal on Emerging Technologies in Computing Systems10.1145/328102915:1(1-23)Online publication date: 28-Jan-2019
https://dl.acm.org/doi/10.1145/3281029
Show More Cited By

Index Terms

Bus designs for time-probabilistic multicore processors

Recommendations

A workload-adaptive and reconfigurable bus architecture for multicore processors

Interconnection networks for multicore processors are traditionally designed to serve a diversity of workloads. However, different workloads or even different execution phases of the same workload may benefit from different interconnect configurations. ...
On-Chip Optical Technology in Future Bus-Based Multicore Designs

This work investigates the integration of CMOS-compatible optical technology to on-chip coherent buses for future CMPs. The analysis results in a hierarchical optoelectrical bus that exploits the advantages of optical technology while abiding by ...
An Effective Bus-Band Arbiter for Processors Communication
AINA '04: Proceedings of the 18th International Conference on Advanced Information Networking and Applications - Volume 2

Multiprocessor system is mde up of two ormore main processing elements with similarcapabilities running under a single operationsystem, and the processing elementscommunicate and cooperate with each otherwhen data or control dependency.This paper ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

DATE '14: Proceedings of the conference on Design, Automation & Test in Europe

March 2014

1959 pages

ISBN:9783981537024

General Chairs:
Gerhard Fettweis
TU Dresden, DE
,
Wolfgang Nebel
OFFIS, DE

Sponsors

EDAA: European Design Automation Association
ECSI
EDAC: Electronic Design Automation Consortium
IEEE Council on Electronic Design Automation (CEDA)
The Russian Academy of Sciences: The Russian Academy of Sciences

In-Cooperation

SIGDA: ACM Special Interest Group on Design Automation

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 24 March 2014

Check for updates

Qualifiers

Research-article

Conference

DATE '14

Sponsor:

EDAA
EDAC
The Russian Academy of Sciences

DATE '14: Design, Automation and Test in Europe

March 24 - 28, 2014

Dresden, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
58
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Cazorla FKosmidis LMezzetti EHernandez CAbella JVardanega T(2019)Probabilistic Worst-Case Timing AnalysisACM Computing Surveys10.1145/330128352:1(1-35)Online publication date: 13-Feb-2019
https://dl.acm.org/doi/10.1145/3301283
Benedicte PAbella JHernandez CMezzetti ECazorla FShibuya T(2019)Towards limiting the impact of timing anomalies in complex real-time processorsProceedings of the 24th Asia and South Pacific Design Automation Conference10.1145/3287624.3287655(27-32)Online publication date: 21-Jan-2019
https://dl.acm.org/doi/10.1145/3287624.3287655
Slijepcevic MHernandez CAbella JCazorla F(2019)Time-Randomized Wormhole NoCs for Critical ApplicationsACM Journal on Emerging Technologies in Computing Systems10.1145/328102915:1(1-23)Online publication date: 28-Jan-2019
https://dl.acm.org/doi/10.1145/3281029
Arcaro LSilva KOliveira R(2018)On the Reliability and Tightness of GP and Exponential Models for Probabilistic WCET EstimationACM Transactions on Design Automation of Electronic Systems10.1145/318515423:3(1-27)Online publication date: 16-Mar-2018
https://dl.acm.org/doi/10.1145/3185154
Benedicte PHernandez CAbella JCazorla FHaddad HWainwright RChbeir R(2018)RPRProceedings of the 33rd Annual ACM Symposium on Applied Computing10.1145/3167132.3167197(593-600)Online publication date: 9-Apr-2018
https://dl.acm.org/doi/10.1145/3167132.3167197
Slijepcevic MHernandez CAbella JCazorla F(2017)Design and implementation of a fair credit-based bandwidth sharing scheme for busesProceedings of the Conference on Design, Automation & Test in Europe10.5555/3130379.3130600(926-929)Online publication date: 27-Mar-2017
https://dl.acm.org/doi/10.5555/3130379.3130600
Jiang WSha EZhuge QDong HChen X(2017)Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performanceACM SIGPLAN Notices10.1145/3140582.308103652:5(41-50)Online publication date: 21-Jun-2017
https://dl.acm.org/doi/10.1145/3140582.3081036
Jiang WSha EZhuge QDong HChen XNagarajan VShao Z(2017)Optimal functional unit assignment and voltage selection for pipelined MPSoC with guaranteed probability on time performanceProceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3078633.3081036(41-50)Online publication date: 21-Jun-2017
https://dl.acm.org/doi/10.1145/3078633.3081036
Hernandez CAbella JGianarro AAndersson JCazorla F(2016)Random moduloProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2898076(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2898076
Wartel FKosmidis LGogonel ABaldovin AStephenson ZTriquet BQuiñones ELo CMezzetti EBroster IAbella JCucu-Grosjean LVardanega TCazorla FNebel WAtienza D(2015)Timing analysis of an avionics case study on complex hardware/software platformsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2755843(397-402)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2755843
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents