More Web Proxy on the site http://driver.im/

research-article

AMBER: adaptive energy management for on-chip hybrid video memories

Authors:

Muhammad Usman Karim Khan,

Muhammad Shafique,

Jörg HenkelAuthors Info & Claims

ICCAD '13: Proceedings of the International Conference on Computer-Aided Design

Pages 405 - 412

Published: 18 November 2013 Publication History

Abstract

The ever increasing leakage power of memories in a system has motivated researches for exploiting unconventional memory architectures. Non-Volatile Memory (NVM) used in conjunction with the conventional on-chip SRAMs has given birth to the hybrid memory paradigm, which can be intelligently exploited to reduce the energy consumption while tackling the high read and write latencies of NVMs. We present a novel scheme AMBER that aims at minimizing the total memory energy consumption of a video processing system by leveraging the application-specific properties and distinct latency and power properties of different memory types. AMBER also features architectural support for data-fetching from external memory and adaptively filling the different on-chip memories. We employ AMBER in the next-generation High Efficiency Video Coding (HEVC) standard to minimize the energy consumption of the new complex motion prediction process. Experimental results demonstrate that our AMBER scheme achieves significant energy savings (average 43%) for the on-chip memory.

References

[1]

X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, Y. Xie, "Hybrid cache architecture with disparate memory technologies", IEEE International Symposium on Computer Architecture (ISCA), pp. 34--45, 2009.

Digital Library

[2]

Z. Diao, Z. Li, S. Wang, Y. Ding, A. Panchula, E. Chen, L.-C. Wang, Y. Huai, "Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory", Journal of Physics: Condensed Matter, vol. 19, no. 16, p. 165209, 2007.

[3]

X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, Y. Chen, "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", IEEE Design Automation Conference (DAC), p. 554--559, 2008.

Digital Library

[4]

M. K. Qureshi, V. Srinivasan, J. a. Rivers, "Scalable high performance main memory system using phase-change memory technology", IEEE International Symposium on Computer Architecture (ISCA), pp. 24--33, 2009.

Digital Library

[5]

S. Hanzawa, N. Kitai, K. Osada, A. Kotabe, Y. Matsui, N. Matsuzaki, N. Takaura, M. Moniwa, T. Kawahara, "A 512KB Embedded Phase Change Memory with 416kB/s Write Throughput at 100uA Cell Write Current", IEEE International Solid-State Circuits Conference (ISSCC), pp. 474--616, 2007.

[6]

X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, Y. Xie, "Hybrid cache architecture with disparate memory technologies", IEEE International Symposium on Computer Architecture (ISCA), pp. 34--45, 2009.

Digital Library

[7]

G. H. Loh, "Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy", IEEE International Symposium on Microarchitecture (MICRO), pp 201--212, 2009.

Digital Library

[8]

L. Barroso,U. Holzle, "The case for energy-proportional computing", Computer, vol. 40, no. 12, pp. 33--37, 2007.

Digital Library

[9]

J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, "Video coding with H.264/AVC: tools, performance, and complexity", IEEE Circuits and Systems Magazine, vol. 4, no. 1, pp. 7--28, 2004.

[10]

G. J. Sullivan, J. Ohm, W. Han, T. Wiegand, "Overview of the High Efficiency Video Coding", IEEE TCSVT, vol. 22, no. 12, pp. 1649--1668, 2012.

[11]

M. Shafique, B. Zatt, F. L. Walter, S. Bampi, J. Henkel, "Adaptive power management of on-chip video memory for multiview video coding", IEEE Design Automation Conference (DAC), pp. 866--875, 2012.

Digital Library

[12]

B. Zatt, M. Shafique, F. Sampaio, L. Agostini, S. Bampi, J. Henkel, "Run-Time Adaptive Energy-Aware Motion and Disparity Estimation in Multiview Video Coding", IEEE Design Automation Conference (DAC), pp 1026--1031, 2011.

Digital Library

[13]

B. Zatt, M. Shafique, S. Bampi, J. Henkel, "A Low-Power Memory Architecture with Application-Aware Power Management for Motion & Disparity Estimation in Multiview Video Coding", IEEE International Conference on Computer-Aided Design (ICCAD), pp 40--47, 2011.

Digital Library

[14]

P.-K. Tsung, W.-Y. Chen, L.-F. Ding, S.-Y. Chien, and L.-G. Chen, "Cache-based integer motion/disparity estimation for Quad-HD H.264/AVC and HD multiview video coding", IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 2013--2016, 2009.

Digital Library

[15]

H. Shim, C.-M. Kyung, "Selective search area reuse algorithm for low external memory access motion estimation", IEEE TCSVT, vol.19, no.7, pp.1044--1050, 2009.

Digital Library

[16]

G. V. Varatkar, N. R. Shanbhag, "Error-Resilient Motion Estimation Architecture", IEEE TVLSI, vol. 16, no. 10, pp. 1399--1412, 2008.

Digital Library

[17]

S. Saponara, L. Fanucci, "Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems", IEE Computers and Digital Techniques, vol. 151, no. 1, pp. 51--59, 2004.

[18]

M. Shafique, L. Bauer, J. Henkel, "enBudget: A Run-Time Adaptive Predictive Energy-Budgeting Scheme for Energy-Aware Motion Estimation in H.264/MPEG-4 AVC Video Encoder", IEEE Design Automation and Test in Europe (DATE), pp. 1725--1730, 2010.

Digital Library

[19]

M. Shafique, L. Bauer, J. Henkel, "3-Tier Dynamically Adaptive Power-Aware Motion Estimator for H.264/AVC Video Encoding", IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp 147--152, 2008.

Digital Library

[20]

M. Shafique, B. Molkenthin, J. Henkel, "An HVS-based Adaptive Computational Complexity Reduction Scheme for H.264/AVC Video Encoder using Prognostic Early Mode Exclusion", IEEE Design Automation and Test in Europe (DATE), pp. 1713--1718, 2010.

Digital Library

[21]

C.-Y. Tsai, C. Chung, Y.-H. Chen, T.-C. Chen, L.-G. Chen, "Low power cache algorithm and architecture design for fast motion estimation in H. 264/AVC encoder system", IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), vol. 2, pp. 97--100, 2007.

[22]

F. Sampaio, B. Zatt, M. Shafique, L. Agostini, J. Henkel, S. Bampi, "Content-Adaptive Reference Frame Compression Based On Intra-Frame Prediction for Multiview Video Coding", IEEE International Conference on Image Processing (ICIP), in press, 2013.

[23]

F. Sampaio, B. Zatt, M. Shafique, L. Agostini, S. Bampi, Jörg Henkel, "Energy-Efficient Memory Hierarchy for Motion and Disparity Estimation in Multiview Video Coding", IEEE Design Automation and Test in Europe Conference (DATE), pp. 665--670, 2013.

Digital Library

[24]

G. D. Haan, P. Biezen, "An Efficient True-Motion Estimator Using Candidate Vectors from a Parametric Motion Model", IEEE TCSVT, vol. 8, no. 9, pp 86--91, 1998.

Digital Library

[25]

N. Purnachand, L. N. Alves, A. Navarro, "Improvements to TZ search motion estimation algorithm for multiview video coding", Systems, Signals and Image Processing, pp.388--391, 2012.

[26]

N. Kim et al., "Leakage current: Moore's law meets static power", Computer, vol. 36, no. 12, 2003.

Digital Library

[27]

S. Yang and Y. Ryu, "A Memory Management Scheme for Hybrid Memory Architecture in Mission Critical Computers", International Conference on Software Technology, pp. 146--151, 2012.

[28]

G. Dhiman, R. Ayoub, T. Rosing, "PDRAM: a hybrid PRAM and DRAM main memory system", IEEE Design Automation Conference (DAC), pp. 664--469, 2009.

Digital Library

[29]

L. C. Stancu, L. A. D. Bathen, N. Dutt, A. Nicolau, "AVid: Annotation Driven Video Decoding for Hybrid Memories", IEEE ESTIMedia, 2012.

[30]

L. Bathen, N. Dutt, "HaVOC: A hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and Non-Volatile Memories", IEEE Design Automation Conference (DAC), pp. 447--452, 2012.

Digital Library

[31]

R. Desikan, C. Lefurgy, S. Keckler, D. Burger, "On-chip MRAM as a high-bandwidth, low-latency replacement for DRAM physical memories", Tech Report, University of Texas at Austin, 2002.

[32]

K. Nomura, K. Abe, H. Yoda, and S. Fujita, "Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers", Journal of Applied Physics, vol. 111, no. 7, pp. 07E330--07E330-3, 2012.

[33]

M. U. K. Khan, M. Shafique, M. G. da Silva, J. Henkel, "Hardware-Software Collaborative Complexity Reduction Scheme for the Emerging HEVC Intra Encoder", IEEE Design Automation and Test in Europe Conference (DATE), pp. 125--128, 2013.

Digital Library

[34]

M. U. K. Khan, M. Shafique, J. Henkel, "An Adaptive Complexity Reduction Scheme with Fast Prediction Unit Decision for HEVC Intra Encoding", IEEE International Conference on Image Processing (ICIP), 2013.

[35]

B. M. T. Pourazad, C. Doutre, M. Azimi, P. Nasiopoulos, "HEVC: The New Gold Standard for Video Compression: How Does HEVC Compare with H.264/AVC?", IEEE Consumer Electronics Magazine, vol. 1, no. 3, pp. 36--46, 2012.

[36]

M.-Y. Hsu, "Scalable Module-Based Architecture for MPEG-4 BMA Motion Estimation", M. S. thesis, National Taiwan Univ., Taipei, Taiwan, R.O.C., 2000.

[37]

J.-C.Tuan, T.-S. Chang, C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture", IEEE TCSVT, vol. 12, no. 1, pp. 61--72, 2002.

Digital Library

[38]

C. Chen, C. Huang, Y. Chen, L. Chen, "Level C+ data reuse scheme for motion estimation with corresponding coding orders", IEEE TCSVT, vol. 16, no. 4, pp. 553--558, 2006.

Digital Library

[39]

J.-C.Tuan, T.-S. Chang, C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture", IEEE TCSVT, vol. 12, no. 1, pp. 61--72, 2002.

Digital Library

[40]

T. Kohonen, "The self-organizing map", Proceedings of the IEEE, vol.78, no.9, pp.1464--1480, 1990.

[41]

D. Gangadharan, L. T. X. Phan, S. Chakraborty; R. Zimmermann, L. Insup, "Video Quality Driven Buffer Sizing via Frame Drops", Embedded and Real-Time Computing Systems and Applications (RTCSA), pp.319--328, 2011.

Digital Library

[42]

H. Singh, K. Agarwal, D. Sylvester, K. J. Nowka, "Enhanced leakage reduction techniques using intermediate strength power gating", IEEE TVLSI Systems, vol. 15, no. 11, pp. 1215--1224, 2007.

Digital Library

[43]

V. Sze, D. F. Finchelstein, M. E. Sinangil, A. P. Chandraksan, "A 0.7-V 1.8-mW H.264/AVC 720p video decoder", IEEE Journal of Solid-Sate Circuits, vol. 44, no. 11, 2009.

[44]

K. Ning, D. Kaeli, "Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems", High Performance Embedded Architectures and Compilers, vol. 3793, pp 87--101, 2005.

Digital Library

[45]

F. Bossen, "Common HM test conditions and software reference configurations", JCTVC-G1200, 2012.

Cited By

Shafique MKhan MTüfek OHenkel J(2015)EnAAMProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744834(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744834
Sampaio FShafique MZatt BBampi SHenkel JChang Y(2014)Energy-efficient architecture for advanced video memoryProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691395(132-139)Online publication date: 3-Nov-2014
https://dl.acm.org/doi/10.5555/2691365.2691395
Palomino DShafique MAmrouch HSusin AHenkel JFettweis GNebel W(2014)hevcDTMProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616880(1-4)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616880

Index Terms

AMBER: adaptive energy management for on-chip hybrid video memories
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware

Recommendations

Amber: enabling precise full-system simulation with detailed modeling of all SSD resources
MICRO-51: Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture

SSDs become a major storage component in modern memory hierarchies, and SSD research demands exploring future simulation-based studies by integrating SSD subsystems into a full-system environment. However, several challenges exist to model SSDs under a ...
Mellow writes: extending lifetime in resistive memories through selective slow write backs
ISCA'16

Emerging resistive memory technologies, such as PCRAM and ReRAM, have been proposed as promising replacements for DRAM-based main memory, due to their better scalability, low standby power, and non-volatility. However, limited write endurance is a major ...
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '13: Proceedings of the International Conference on Computer-Aided Design

November 2013

871 pages

ISBN:9781479910694

General Chair:
Jörg Henkel
Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

IEEE Press

Publication History

Published: 18 November 2013

Check for updates

Qualifiers

Research-article

Conference

ICCAD'13

Sponsor:

SIGDA

ICCAD'13: The International Conference on Computer-Aided Design

November 18 - 21, 2013

California, San Jose

Acceptance Rates

ICCAD '13 Paper Acceptance Rate 92 of 354 submissions, 26%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
76
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Shafique MKhan MTüfek OHenkel J(2015)EnAAMProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744834(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744834
Sampaio FShafique MZatt BBampi SHenkel JChang Y(2014)Energy-efficient architecture for advanced video memoryProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691395(132-139)Online publication date: 3-Nov-2014
https://dl.acm.org/doi/10.5555/2691365.2691395
Palomino DShafique MAmrouch HSusin AHenkel JFettweis GNebel W(2014)hevcDTMProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616880(1-4)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616880

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents