Sliding-mode control to compensate PVT variations in dual core systems
Abstract
In this paper, we present a novel robust sliding-mode controller for stabilizing supply voltage and clock frequency of dual core processors determined by dynamic voltage and frequency scaling (DVFS) methods in the presence of systematic and random variations. We show that maximum rejection for process, voltage and temperature (PVT) variations can be achieved by using the proposed sliding-mode controller. The stabilization of the presented controller is confirmed by the Lyapanov method. Experimental results demonstrate maximum 20% robustness against 20% parameter variations for a hardware of two core processors executing a JPEG decoding application.
References
[1]
M. T. Chapman, The benefits of Dual-Core Processors in High Performance Computing, IBM systems and Technology Group, 2005.
[2]
D. Zhu, R. Melhem, and B. R. Childers, "Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems," IEEE Trans. on parallel and Distributed System, vol. 14, no. 7, pp. 686--700, 2003.
[3]
J. Rabaey, Low Power Design Essentials. Springer, pp. 249--288, 2010.
[4]
S. Borkar, T. Karnik, and V. De, "Design and Reliability Challenges in Nanometer Technologies," in Proc. of the DAC 04, pp. 75, 2004.
[5]
S. Borkar and et all., "Parameter Variations and Impact on Circuit and Microarchitecture," in Proc. of the DAC 03, pp. 338--342, 2003.
[6]
K. A. Bowman, A. R. Alameldeen, S. T. Srinivasan, and C. B. Wilkerson, "Impact of Die-toDie and Within-Die Parameter Variations on the Throughput Distribution of Multi-Core Processors," in Proc. of the Int'l Symposium on Low power Electronics and Design, pp. 1679--1690, 2007.
[7]
E. Humenay, D. Tarjan, and K. Skadron, "Impact of Process Variations on Multicore Performance Symmetry," in Proc. of the DATE 07, pp. 1653--1658, 2007.
[8]
Q. Wu, P. Juang, M. Martonosi, and D. W. Clark, "Formal Online Methods for Voltage/Frequency Control in Multiple Clock Domain Microprocessors," in Proc. of ASPLOS, pp. 248--259, 2004.
[9]
U. Y. Ogras, R. Marculescu, and D. Marculescu, "Variation-Adaptive Feedback Control for Networks-on-Chip with Multiple Clock Domains," in Proc. of the DAC 08, pp. 614--619, 2008.
[10]
J. B. Gamble and N. D. Vaughan, "Comparison of Sliding Mode Control with State Feedback and PID Control Applied to a Proportional Solenoid Valve," Journal of Dynamic Systems, Measurement, and Control, vol. 118, no. 3, pp. 434--439, 1996.
[11]
L. Zhang, L. S. Bai, R. P. Dick, L. Shang, and R. Joseph, "Process Variation Characterization of Chip-Level Multiprocessors," in Proc. of DAC 09, pp. 694--697, 2009.
[12]
H. K. Khalil, Nonlinear System, 3rd Edition, Prentice Hall, 2002.
[13]
R. V. Hogg and A. T. Craig, Introduction to Mathematical Statistics, 5th Edition. Prentice Hall, 1995.
[14]
K. Ogata. Modern Control Engineering. 3rd Edition, Prentice Hall, 1996.
Index Terms
- Sliding-mode control to compensate PVT variations in dual core systems
Recommendations
Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors
ISCA '10Process, Voltage, and Temperature (PVT) variations can significantly degrade the performance benefits expected from next nanoscale technology. The primary circuit implication of the PVT variations is the resultant timing emergencies. In a multi-core ...
Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors
ISCA '10: Proceedings of the 37th annual international symposium on Computer architectureProcess, Voltage, and Temperature (PVT) variations can significantly degrade the performance benefits expected from next nanoscale technology. The primary circuit implication of the PVT variations is the resultant timing emergencies. In a multi-core ...
McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations
As technology has moved into the deep-submicrometer regime, the shrinking feature size has placed a considerable stress on CMOS fabrication due to short-channel effects (SCEs) and excessive leakage. Although many research efforts have been devoted to ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
EDA Consortium
San Jose, CA, United States
Publication History
Published: 12 March 2012
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DATE '12
Sponsor:
- EDAA
- EDAC
- SIGDA
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 29Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in