Cited By
View all- Sadrosadati MEhsani SFalahati HAusavarungnirun RTavakkol AAbaee MOrosa LWang YSarbazi-Azad HMutlu O(2019)ITAPACM Transactions on Architecture and Code Optimization10.1145/329160616:1(1-26)Online publication date: 27-Feb-2019
Using synchronization stalls in power-aware accelerators
Abstract
GPUs spend significant time on synchronization stalls. Such stalls provide ample opportunity to save leakage energy in GPU structures left idle during such periods. In this paper we focus on the register file structure of NVIDIA GPUs and introduce sync-aware low leakage solutions to reduce power. Accordingly, we show that applying the power gating technique to the register file during synchronization stalls can improve power efficiency without considerable performance loss. To this end, we equip the register file with two leakage power saving modes with different levels of power saving and wakeup latencies.
References
[1]
N. Corporation. Tesla c2050 and tesla c2070 computing processor board. http://www.nvidia.com/docs/IO/43395/Tesla_C2050_Board_Specification.pdf.
[2]
Y. Wang, S. Roy, and N. Ranganathan, "Run-time power-gating in caches of gpus for leakage energy savings," in Design, Automation Test in Europe Conference Exhibition (DATE), 2012, march 2012, pp. 300--303.
[3]
D. Li, S. Byna, and S. Chakradhar, "Energy-aware workload consolidation on gpu," in Parallel Processing Workshops (ICPPW), 2011 40th International Conference on, sept. 2011, pp. 389--398.
[4]
N. Corporation. Nvidia cuda sdk code samples. http://developer.download.nvidia.com/compute/cuda/sdk/website/samples.html.
[5]
J. Meng, D. Tarjan, and K. Skadron, "Dynamic warp subdivision for integrated branch and memory divergence tolerance," in Proceedings of the 37th annual international symposium on Computer architecture, ser. ISCA '10. New York, NY, USA: ACM, 2010, pp. 235--246. {Online}. Available: http://doi.acm.org/10.1145/1815961.1815992
[6]
H. Singh, K. Agarwal, D. Sylvester, and K. Nowka, "Enhanced leakage reduction techniques using intermediate strength power gating," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 15, no. 11, pp. 1215--1224, nov. 2007.
[7]
A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt, "Analyzing cuda workloads using a detailed gpu simulator," in Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, april 2009, pp. 163--174.
[8]
M. Giles. (2008, Apr) Jacobi iteration for a laplace discretisation on a 3d structured grid. http://people.maths.ox.ac.uk/œgilesm/hpc/NVIDIA/laplace3d.pdf.
[9]
S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on, oct. 2009, pp. 44--54.
[10]
S. Roy, N. Ranganathan, and S. Katkoori, "State-retentive power gating of register files in multicore processors featuring multithreaded in-order cores," Computers, IEEE Transactions on, vol. 60, no. 11, pp. 1547--1560, nov. 2011.
[11]
S. Kim, S. Kosonocky, D. Knebel, and K. Stawiasz, "Experimental measurement of a novel power gating structure with intermediate power saving mode," in Low Power Electronics and Design, 2004. ISLPED '04. Proceedings of the 2004 International Symposium on, aug. 2004, pp. 20--25.
[12]
M. Gebhart, D. R. Johnson, D. Tarjan, S. W. Keckler, W. J. Dally, E. Lindholm, and K. Skadron, "Energy-efficient mechanisms for managing thread context in throughput processors," in Proceedings of the 38th annual international symposium on Computer architecture, ser. ISCA '11. New York, NY, USA: ACM, 2011, pp. 235--246. {Online}. Available: http://doi.acm.org/10.1145/2000064.2000093
Index Terms
- Using synchronization stalls in power-aware accelerators
Recommendations
NBTI-aware power gating design
ASPDAC '11: Proceedings of the 16th Asia and South Pacific Design Automation ConferenceA header-based power gating structure inserts PMOS as sleep transistors between the power rail and the circuit. Since PMOS sleep transistors in the functional mode are turned-on continuously, Negative Bias Temperature Instability (NBTI) influences the ...
Non-negative Matrix Factorization on Low-Power Architectures and Accelerators
Performance and energy consumption study of NMF is performed on different systems.General-purpose CPUs yield better execution times at the cost of high energy rates.Low-power architectures offer better trace-off in energy and performance. Power ...
Power-aware compilation for register file energy reduction
Special issue: Workshop on application specific processors (WASP)Most power reduction techniques have focused on gating the clock to unused functional units to minimize static power consumption, while system level optimizations have been used to deal with dynamic power consumption. Once these techniques are applied, ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CEDA
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
EDA Consortium
San Jose, CA, United States
Publication History
Published: 18 March 2013
Check for updates
Qualifiers
- Research-article
Conference
DATE 13
Sponsor:
- EDAA
- EDAC
- SIGDA
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 67Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)1
Reflects downloads up to 12 Dec 2024
Other Metrics
Citations
Cited By
View all- Sadrosadati MEhsani SFalahati HAusavarungnirun RTavakkol AAbaee MOrosa LWang YSarbazi-Azad HMutlu O(2019)ITAPACM Transactions on Architecture and Code Optimization10.1145/329160616:1(1-26)Online publication date: 27-Feb-2019
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in