[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/2485288.2485659acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation

Published: 18 March 2013 Publication History

Abstract

As the number of embedded applications increases, companies are launching new platforms within short periods of time to efficiently execute software with the lowest possible energy consumption. However, for each new platform deployment, new tool chains, with additional libraries, debuggers and compilers must come along, breaking binary compatibility. This strategy implies in high hardware and software redesign costs. In this scenario, we propose the exploitation of Custom Reconfigurable Arrays for Multiprocessor Systems (CReAMS). CReAMS is composed of multiple adaptive reconfigurable processors that simultaneously exploit Instruction and Thread Level Parallelism. It works in a transparent fashion, so binary compatibility is maintained, with no need to change the software development process or environment. We also show that CReAMS delivers higher performance per watt in comparison to a 4-issue Superscalar processor, when the same power budget is considered for both designs.

References

[1]
International Technology Roadmap for Semiconductors: Available at http://www.itrs.net/links/2009ITRS/2009Chapters_2009Tables/2009_SysDrivers.pdf
[2]
Watkins, M. A.; Albonesi, D. H., "Enabling Parallelization via a Reconfigurable Chip Multiprocessor", Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures, 2010. 37th International Symposium on Computer Architecture, June 2010.
[3]
Lee, J., Wu, H., Ravichandran, M., and Clark, N. 2010. Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications. ISCA '10. pp. 270--279.
[4]
Available at http://www.arm.com/products/processors/technologies/bigLITTLEprocessing.php
[5]
Koenig, R.; Bauer, L.; Stripf, T.; Shafique, M.; Ahmed, W.; Becker, J.; Henkel, J.; "KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-SetMulti-grained-Array Architecture," Design, Automation & Test in Europe Conference, pp.819--824, 2010
[6]
Beck, A. C. S, Rutzig, M. B., Gaydadjiev, G., and Carro, L. Transparent reconfigurable acceleration for heterogeneous embedded applications. In Proceedings of the conference on Design, automation and test in Europe (DATE '08). ACM, New York, NY, USA, 1208--1213.
[7]
Shi, K.; Howard, D. "Challenges in Sleep Transistor Design and Implementation in Low-Power Designs". In Proceedings of Design Automation Conference, 43. 2006, pp. 113--116.
[8]
Kavvadias, S. A Trace Driven Configurable SparcV8 ISA Simulator, 2001. Available at: <http://www.ics.forth.gr/~kavadias/SMT_Page/trace_driven_configurable_simulator.htm>.
[9]
Heinrich, J. MIPS R10000 User Manual. MIPS R10000 User Manual, 1997. Available at <http://techpubs.sgi.com/library/manuals/2000/007-2490-001/pdf/007-2490-001.pdf>.
[10]
Roman Lysecky, Greg Stitt, and Frank Vahid. 2004. Warp Processors. In Proceedings of the 41st annual Design Automation Conference (DAC '04). ACM, New York, NY, USA, 659--681.
[11]
Beck, A. C. S and Carro, L. Dynamic Reconfigurable Architectures and Transparent Optimization Techniques, Springer-Verlag, 2010.
[12]
Beck, A. C. S., Lisboa, C. A. and Carro, L. Adaptable Embedded Systems, Springer-Verlag, 2012.
[13]
Beck, A. C. S, Rutzig, M. B., Gaydadjiev, G., and Carro, L. Run-Time Adaptable Architectures for Heterogeneous Behavior Embedded Systems. In Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications (ARC '08)

Cited By

View all
  • (2016)A reconfigurable heterogeneous multicore with a homogeneous ISAProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972181(1598-1603)Online publication date: 14-Mar-2016
  • (2016)Evaluating Schedulers in a Reconfigurable Multicore Heterogeneous SystemProceedings of the 12th International Symposium on Applied Reconfigurable Computing - Volume 962510.1007/978-3-319-30481-6_21(261-272)Online publication date: 22-Mar-2016

Index Terms

  1. A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation

        Recommendations

        Comments

        Please enable JavaScript to view thecomments powered by Disqus.

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        DATE '13: Proceedings of the Conference on Design, Automation and Test in Europe
        March 2013
        1944 pages
        ISBN:9781450321532

        Sponsors

        Publisher

        EDA Consortium

        San Jose, CA, United States

        Publication History

        Published: 18 March 2013

        Check for updates

        Author Tags

        1. embedded systems
        2. multiprocessor
        3. reconfigurable system

        Qualifiers

        • Research-article

        Conference

        DATE 13
        Sponsor:
        • EDAA
        • EDAC
        • SIGDA
        • The Russian Academy of Sciences
        DATE 13: Design, Automation and Test in Europe
        March 18 - 22, 2013
        Grenoble, France

        Acceptance Rates

        Overall Acceptance Rate 518 of 1,794 submissions, 29%

        Upcoming Conference

        DATE '25
        Design, Automation and Test in Europe
        March 31 - April 2, 2025
        Lyon , France

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)2
        • Downloads (Last 6 weeks)1
        Reflects downloads up to 06 Jan 2025

        Other Metrics

        Citations

        Cited By

        View all
        • (2016)A reconfigurable heterogeneous multicore with a homogeneous ISAProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972181(1598-1603)Online publication date: 14-Mar-2016
        • (2016)Evaluating Schedulers in a Reconfigurable Multicore Heterogeneous SystemProceedings of the 12th International Symposium on Applied Reconfigurable Computing - Volume 962510.1007/978-3-319-30481-6_21(261-272)Online publication date: 22-Mar-2016

        View Options

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Media

        Figures

        Other

        Tables

        Share

        Share

        Share this Publication link

        Share on social media