More Web Proxy on the site http://driver.im/

research-article

ReSP: a non-intrusive transaction-level reflective MPSoC simulation platform for design space exploration

Authors:

Giovanni Beltrame,

Cristiana Bolchini,

Donatella SciutoAuthors Info & Claims

ASP-DAC '08: Proceedings of the 2008 Asia and South Pacific Design Automation Conference

Pages 673 - 678

Published: 21 January 2008 Publication History

Abstract

This paper presents ReSP (Reflective Simulation Platform), a Transaction-Level multi-processor simulation platform based on SystemC and Python; SystemC is a standard language for system modeling and verification, and Python provides the platform with reflective capabilities. These are employed to give the designer an easy way to specify the architecture of a system, simulate the given configuration and perform automatic analysis on it. ReSP enables SystemC and Python interoperability through automatic Python wrapper generation. We show that the overhead associated with the Python intermediate layer is around 1%, therefore execution speed is not compromised. The advantages of our approach are: (a) easy integration of external IPs (b) fine grain control of the simulation (c) effortless integration of tools for system analysis and design space exploration. A case study shows how the platform can be extended to support system reliability assessment.

References

[1]

C++/python interfacing: pyplusplus. http://www.language-binding.net.

[2]

Open SystemC Initiative: http://www.systemc.org.

[3]

C. Araujo, M. Gomes, E. Barros, S. Rigo, R. Azevedo, and G. Araujo. Platform designer: An approach for modeling multiprocessor platforms based on SystemC. Design Automation for Embedded Systems, Vol. 10:253--283, 2007.

Digital Library

[4]

Jean Arlat, Yves Crouzet, Johan Karlsson, Peter Folkesson, Emmerich Fuchs, and Günther H. Leber. Comparison of physical and software-implemented fault injection techniques. IEEE Trans. Comput., 52(9):1115--1133, 2003.

Digital Library

[5]

G. Beltrame, D. Sciuto, C. Silvano, D. Lyonnard, and C. Pilkington. Exploiting TLM and object introspection for system-level simulation. In DATE '06: Proc. of the conference on Design, Automation and Test in Europe, pages 100--105, 2006.

Digital Library

[6]

W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, and M. Diaz-Nava. Component-based design approach for multicore SoCs. In DAC '02: Proc. of the 39th conference on Design automation, pages 789--794, 2002.

Digital Library

[7]

P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante. An FPGA-Based approach for speeding-up fault injection campaigns on safety-critical circuits. Journal of Electronic Testing: Theory and Applications, 18(3):261--271, 2002.

Digital Library

[8]

CoWare. CoWare Platformm Architect. http://www.coware.com/.

[9]

B. Foote and R. E. Johnson. Reflective facilities in smalltalk-80. In Proc. of the Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA), volume 24, pages 327--336, 1989.

Digital Library

[10]

M. Hsueh, T. K. Tsai, and R. K. Iyer. Fault injection techniques and tools. IEEE Computer, 30(4):75--82, 1997.

Digital Library

[11]

E. Martins, C. M. F. Rubira, and N. G. M. Leme. Jaca: A reflective fault injection tool based on patterns. In Proc. on Dependable Systems and Networks, pages 483--482, 2002.

Digital Library

[12]

P. G. Paulin, C. Pilkington, and E. Bensoudane. StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design and Test of Computers, pages 2--11, November-December 2002.

Digital Library

[13]

M. Rebaudengo, L. Sterpone, M. Violante, C. Bolchini, A. Miele, and D. Sciuto. Combined software and hardware techniques for the design of reliable ip processors. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, DFT, pages 265--273, 2006.

Digital Library

[14]

S. Rigo, G. Araujo, M. Bartholomeu, and R. Azevedo. ArchC: A SystemC-Based Architecture Description Language. sbac-pad, 00:66--73, 2004.

Digital Library

[15]

J. Sobel and D. Friedman. An introduction to reflection-oriented programming, 1996.

[16]

N. Tribie, O. Fargant, and S. Antipolis. A Python Based SoC Validation and Test Environment. Design & Reuse Industry Articles.

[17]

J. Vennin, S. Penain, L. Charest, S. Meftali, and J. Dekeyser. Embed scripting inside SystemC. In Forum on Specification and Design Languages, FDL'05, 2005.

[18]

L. Yu, S. Abdi, and D. Gajski. Transaction Level Platform Modeling in SystemC for Multi-Processor Designs. Technical report, Center for Embedded Computer Systems, University of California, Irvine, 2007.

Cited By

Ayestaran INicolas CPerez JLarrucea APuschner P(2014)A Simulated Fault Injection Framework for Time-Triggered Safety-Critical Embedded SystemsProceedings of the 33rd International Conference on Computer Safety, Reliability, and Security - Volume 866610.1007/978-3-319-10506-2_1(1-16)Online publication date: 10-Sep-2014
https://dl.acm.org/doi/10.1007/978-3-319-10506-2_1
Ventroux NSassolas TGuerre ACreusillet BKeryell RPérez DNiar SSilvano CAbhari M(2012)SESAM/Par4AllProceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/2162131.2162133(9-16)Online publication date: 23-Jan-2012
https://dl.acm.org/doi/10.1145/2162131.2162133
Lisherness PCheng KSapatnekar S(2010)SCEMITProceedings of the 47th Design Automation Conference10.1145/1837274.1837333(228-233)Online publication date: 13-Jun-2010
https://dl.acm.org/doi/10.1145/1837274.1837333
Show More Cited By

Index Terms

ReSP: a non-intrusive transaction-level reflective MPSoC simulation platform for design space exploration
1. Hardware

Recommendations

ReSP: a nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration

This paper presents Reflective Simulation Platform (ReSP), a transaction-level multiprocessor simulation platform based on the integration of SystemC and Python. ReSP exploits the concept of reflection, enabling the integration of SystemC components ...
Beginning Node.js
Building Websites with DotNetNuke 5

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '08: Proceedings of the 2008 Asia and South Pacific Design Automation Conference

January 2008

812 pages

ISBN:9781424419227

General Chair:
Chong-Min Kyung,
Program Chairs:
Kiyoung Choi,
Soonhoi Ha

Sponsors

IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEEK: The Institute of Electronics Engineers of Korea

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 21 January 2008

Check for updates

Qualifiers

Research-article

Conference

ASPDAC '08

Sponsor:

SIGDA
IEEK

ASPDAC '08: Asia and South Pacific Design Automation Conference

January 21 - 24, 2008

Seoul, Korea

Acceptance Rates

ASP-DAC '08 Paper Acceptance Rate 122 of 350 submissions, 35%;

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
184
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ayestaran INicolas CPerez JLarrucea APuschner P(2014)A Simulated Fault Injection Framework for Time-Triggered Safety-Critical Embedded SystemsProceedings of the 33rd International Conference on Computer Safety, Reliability, and Security - Volume 866610.1007/978-3-319-10506-2_1(1-16)Online publication date: 10-Sep-2014
https://dl.acm.org/doi/10.1007/978-3-319-10506-2_1
Ventroux NSassolas TGuerre ACreusillet BKeryell RPérez DNiar SSilvano CAbhari M(2012)SESAM/Par4AllProceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools10.1145/2162131.2162133(9-16)Online publication date: 23-Jan-2012
https://dl.acm.org/doi/10.1145/2162131.2162133
Lisherness PCheng KSapatnekar S(2010)SCEMITProceedings of the 47th Design Automation Conference10.1145/1837274.1837333(228-233)Online publication date: 13-Jun-2010
https://dl.acm.org/doi/10.1145/1837274.1837333
Zhang MHu GTu SChai ZSohn SUm KKo FKwack KLee JKou GNakamura KFong AMa PChen LHwang SCho KKawata S(2009)Dynamic Electronic Design Automation concept, benefit and frameworkProceedings of the 2nd International Conference on Interaction Sciences: Information Technology, Culture and Human10.1145/1655925.1656122(1086-1090)Online publication date: 24-Nov-2009
https://dl.acm.org/doi/10.1145/1655925.1656122
Beltrame GFossati LSciuto D(2009)ReSPIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2009.203026828:12(1857-1869)Online publication date: 1-Dec-2009
https://dl.acm.org/doi/10.1109/TCAD.2009.2030268
Beltrame GFossati LSciuto DGebotys CMartin G(2008)Concurrency emulation and analysis of parallel applications for multi-processor system-on-chip co-designProceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis10.1145/1450135.1450138(7-12)Online publication date: 19-Oct-2008
https://dl.acm.org/doi/10.1145/1450135.1450138

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents