[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/1899721.1899768acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

Formal verification of tunnel diode oscillator with temperature variations

Published: 18 January 2010 Publication History

Abstract

In this paper, we propose an extension to the formal verification approach of hybrid systems to verify the Tunnel Diode Oscillator (TDO) with temperature variations. This enables the same platform that is used for validating the hybrid system, to be also used to formally verify the Tunnel Diode Oscillator with temperature variations. The proposed approach utilizes the simulation traces from the actual implementation of the analog circuits to carry out the formal analysis and verification. We demonstrate our approach around Checkmate [1] and Tunnel diode Oscillator (TDO) as a case study. Current-Voltage simulations were performed on a tunnel diode and the basic feature of the I-V characteristics were analyzed in the temperature range 100--300K. TDO is designed and validated based on these characteristics. In particular, TDO has been verified formally for the continuous range of initial conditions at this temperature range.

References

[1]
CMU Checkmate website, http://www.ece.cmu.edu/~webk/checkmate/
[2]
Zaki, M. H., Tahar, S., and Bois, G., "Formal Verification of Analog and Mixed Signal Designs: A Survey", Microelectronics Journal, 39, 2008, 1395--1404.
[3]
Chutinan A. and Krogh, B. H., "Computational techniques for hybrid system verification", IEEE Transaction on Automatic Control, Vol. 48, 1, 64--75, 2003.
[4]
Alur, R., Henzinger, T. A., and HO, P.-H., "Automatic symbolic verification of embedded systems", IEEE Transaction on Software Engineering, Vol. 22, 181--201, 1996.
[5]
Eugene A, Thao D, and Maler, O., "The d/dt Tool for Verification of Hybrid Systems", CAV'02 - Computer Aided Verification, 2002, Copenhagen, Denmark, July 2002, 365--370, LNCS 2404. http://www-verimag.imag.fr/tdang/ddt.html
[6]
"Phaver: Polyhedral hybrid automaton verifier", http://www.cs.ru.nl/goranf/, 2006
[7]
Alur, R. and Dill, D. L., "A theory of timed automata", Theor. Comput. Sci. 126, 183--235, 1994.
[8]
Gupta, S., Krogh, B. H., Rutenbar, R. A., "Towards formal verification of analog designs', Proc. IEEE/ACM International Conference on Computer Aided Design (ICCAD-2004), Nov. 7--11, 2004, San Jose, CA (USA), pp. 210--217.
[9]
S. Al-Harthia and A. Sellai, "Features of a tunnel diode oscillator at different temperatures", Microelectronics Journal, Volume 38, Issue 8--9(August 2007) pages 817--822.
[10]
G. Frehse, B. H. Krogh, R. A. Rutenbar, and O. Maler. "Time domain verification of oscillator circuit properties", Proceedings of the First Workshop on Formal Verification of Analog Circuits (FAC 2005), Electronic Notes in Theoretical Computer Science, Volume 153, Issue 3, 20 June 2006, Pages 9--22.

Cited By

View all
  • (2014)A semi-formal approach for analog circuits behavioral properties verificationProceedings of the 24th edition of the great lakes symposium on VLSI10.1145/2591513.2591578(247-248)Online publication date: 20-May-2014

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ASPDAC '10: Proceedings of the 2010 Asia and South Pacific Design Automation Conference
January 2010
920 pages
ISBN:9781605588377

Sponsors

Publisher

IEEE Press

Publication History

Published: 18 January 2010

Check for updates

Qualifiers

  • Research-article

Conference

ASPDAC '10
Sponsor:

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 27 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2014)A semi-formal approach for analog circuits behavioral properties verificationProceedings of the 24th edition of the great lakes symposium on VLSI10.1145/2591513.2591578(247-248)Online publication date: 20-May-2014

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media