Cited By
View all- Kobayashi RMisono TKise K(2017)A High-speed Verilog HDL Simulation Method using a Lightweight TranslatorACM SIGARCH Computer Architecture News10.1145/3039902.303990844:4(26-31)Online publication date: 11-Jan-2017
- Weinstock JLeupers RAscheid GPetras DHoffmann AFanucci LTeich J(2016)SystemC-LinkProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971922(493-498)Online publication date: 14-Mar-2016
- Reder SRoth CBucher HSander OBecker J(2015)Adaptive algorithm and tool flow for accelerating SystemC on many-core architecturesMicroprocessors & Microsystems10.1016/j.micpro.2015.06.00139:8(1063-1075)Online publication date: 1-Nov-2015
- Show More Cited By